{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T14:03:31Z","timestamp":1725545011829},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540329695"},{"type":"electronic","value":"9783540329701"}],"license":[{"start":{"date-parts":[[2006,1,1]],"date-time":"2006-01-01T00:00:00Z","timestamp":1136073600000},"content-version":"unspecified","delay-in-days":0,"URL":"https:\/\/linproxy.fan.workers.dev:443\/http\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1007\/11686699_64","type":"book-chapter","created":{"date-parts":[[2006,2,24]],"date-time":"2006-02-24T02:42:49Z","timestamp":1140748969000},"page":"636-645","source":"Crossref","is-referenced-by-count":1,"title":["Reduce SW\/HW Migration Efforts by a RTOS in Multi-FPGA Systems"],"prefix":"10.1007","author":[{"given":"Bo","family":"Zhou","sequence":"first","affiliation":[]},{"given":"Yonghui","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Weidong","family":"Qiu","sequence":"additional","affiliation":[]},{"given":"Yan","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Chenglian","family":"Peng","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"64_CR1","doi-asserted-by":"crossref","unstructured":"Labrosse, J.J.: Micro\/OS-II The Real-Time Kernel, 2nd edn. CMP Books (2002)","DOI":"10.1201\/9781482295603"},{"key":"64_CR2","doi-asserted-by":"publisher","first-page":"42","DOI":"10.1109\/MM.2004.36","volume":"24","author":"D. Andrews","year":"2004","unstructured":"Andrews, D., Niehaus, D.: Programming Models for Hybrid FPGA-CPU Computational Components: A Misssing Link. Micro, IEEE Transactions\u00a024, 42\u201353 (2004)","journal-title":"Micro, IEEE Transactions"},{"key":"64_CR3","doi-asserted-by":"crossref","unstructured":"Donthi, S., Haggard, R.L.A.: Survey of Dynamically Reconfigurable FPGA Devices. In: Proceedings of the 35th Southeastern Symposium on System Theory, Las Vegas, pp. 422\u2013426 (2003)","DOI":"10.1109\/SSST.2003.1194605"},{"key":"64_CR4","doi-asserted-by":"crossref","unstructured":"Diessel, O., ElGindy, H., Middendorf, M., Schmeck, H., Schmidt, B.: Dynamic scheduling of tasks on partially reconfigurable FPGAs. In: IEE Proceedings on Computers and Digital Techniques, vol.\u00a0147, pp. 181\u2013188 (2000)","DOI":"10.1049\/ip-cdt:20000485"},{"key":"64_CR5","volume-title":"Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines (FCCM)","author":"K. Compton","year":"2001","unstructured":"Compton, K., Cooley, J., Knol, S., Hauck, S.: Configuration Relocation and Defragmentation for Reconfigurable Computing. In: Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines (FCCM). IEEE CS Press, Los Alamitos (2001)"},{"key":"64_CR6","doi-asserted-by":"publisher","first-page":"68","DOI":"10.1109\/54.825678","volume":"17","author":"K. Bazargan","year":"2000","unstructured":"Bazargan, K., Kastner, R., Sarrafzadeh, M.: Fast Template Placement for Reconfigurable Computing Systems. IEEE Design and Test of Computers\u00a017, 68\u201383 (2000)","journal-title":"IEEE Design and Test of Computers"},{"key":"64_CR7","volume-title":"Proceedings of the 10th Reconfigurable Architectures Workshop (RAW)","author":"H. Walder","year":"2003","unstructured":"Walder, H., Steiger, C., Platzner, M.: Fast Online Task Placement on FPGAs: Free Space Partitioning and 2D-Hashing. In: Proceedings of the 10th Reconfigurable Architectures Workshop (RAW). IEEE CS Press, Los Alamitos (2003)"},{"key":"64_CR8","first-page":"1043","volume-title":"Introduction to Algorithms","author":"T.H. Cormen","year":"2001","unstructured":"Cormen, T.H., Leiserson, C.E.: Introduction to Algorithms, pp. 1043\u20131054. The MIT Press, Cambridge (2001)"},{"key":"64_CR9","doi-asserted-by":"crossref","unstructured":"Gajjala Purna, K.M., Bhatia, D.: Temporal Partitioning and Scheduling Data Flow Graphs for Reconfigurable Computers. IEEE Transactions on Computer, 579\u2013590 (1999)","DOI":"10.1109\/12.773795"},{"key":"64_CR10","doi-asserted-by":"crossref","unstructured":"Kwork, Y.K., Ahmad, I.: Dynamic critical-path scheduling: An effective technique for allocation task graphs to multiprocessors. IEEE Trans. on Parallel and Distributed System, 506\u2013521 (1996)","DOI":"10.1109\/71.503776"},{"key":"64_CR11","unstructured":"Kar, R.P.: Implementing the Rhealstone Real-time Benchmark. Dr. Dobb\u2019s Journal (1990)"},{"key":"64_CR12","unstructured":"Altera Corporation: Cyclone Programmable Logic Device Family Datasheet (2003), https:\/\/linproxy.fan.workers.dev:443\/http\/www.altera.com"},{"key":"64_CR13","volume-title":"SOPC design and practice using NIOS","author":"C. Peng","year":"2004","unstructured":"Peng, C., Zhou, B.: SOPC design and practice using NIOS. Tsinghua Press, Beijing (2004)"}],"container-title":["Lecture Notes in Computer Science","Computer Supported Cooperative Work in Design II"],"original-title":[],"link":[{"URL":"https:\/\/linproxy.fan.workers.dev:443\/http\/link.springer.com\/content\/pdf\/10.1007\/11686699_64","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,16]],"date-time":"2019-04-16T22:25:18Z","timestamp":1555453518000},"score":1,"resource":{"primary":{"URL":"https:\/\/linproxy.fan.workers.dev:443\/http\/link.springer.com\/10.1007\/11686699_64"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"ISBN":["9783540329695","9783540329701"],"references-count":13,"URL":"https:\/\/linproxy.fan.workers.dev:443\/https\/doi.org\/10.1007\/11686699_64","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2006]]}}}