{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,16]],"date-time":"2026-01-16T00:03:17Z","timestamp":1768521797187,"version":"3.49.0"},"reference-count":31,"publisher":"Springer Science and Business Media LLC","issue":"7","license":[{"start":{"date-parts":[[2020,6,6]],"date-time":"2020-06-06T00:00:00Z","timestamp":1591401600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/linproxy.fan.workers.dev:443\/https\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,6,6]],"date-time":"2020-06-06T00:00:00Z","timestamp":1591401600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/linproxy.fan.workers.dev:443\/https\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Quantum Inf Process"],"published-print":{"date-parts":[[2020,7]]},"DOI":"10.1007\/s11128-020-02707-4","type":"journal-article","created":{"date-parts":[[2020,6,6]],"date-time":"2020-06-06T15:02:36Z","timestamp":1591455756000},"update-policy":"https:\/\/linproxy.fan.workers.dev:443\/https\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":13,"title":["An efficient design of reversible ternary full-adder\/full-subtractor with low quantum cost"],"prefix":"10.1007","volume":"19","author":[{"given":"Mohammad-Ali","family":"Asadi","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/linproxy.fan.workers.dev:443\/https\/orcid.org\/0000-0002-0991-1623","authenticated-orcid":false,"given":"Mohammad","family":"Mosleh","sequence":"additional","affiliation":[]},{"given":"Majid","family":"Haghparast","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2020,6,6]]},"reference":[{"key":"2707_CR1","doi-asserted-by":"publisher","first-page":"174","DOI":"10.1088\/1367-2630\/7\/1\/174","volume":"7","author":"DM Hugh","year":"2005","unstructured":"Hugh, D.M., Twamley, J.: Trapped-ion qutrit spin molecule quantum computer. New J. Phys. 7, 174 (2005)","journal-title":"New J. Phys."},{"issue":"6","key":"2707_CR2","doi-asserted-by":"publisher","first-page":"525","DOI":"10.1147\/rd.176.0525","volume":"17","author":"CH Bennett","year":"1973","unstructured":"Bennett, C.H.: Logical reversibility of computation. IBM J. Res. Dev. 17(6), 525\u2013532 (1973)","journal-title":"IBM J. Res. Dev."},{"key":"2707_CR3","doi-asserted-by":"crossref","unstructured":"Islam, M.S. et al.: Synthesis of fault tolerant reversible logic circuits. In: 2009 IEEE Circuits and Systems International Conference on Testing and Diagnosis (2009)","DOI":"10.1109\/CAS-ICTD.2009.4960883"},{"key":"2707_CR4","unstructured":"Khan, M.M.H.A.: Design of full-adder with reversible gates. In: International Conference on Computer and Information Technology, Dhaka, Bangladesh (2002)"},{"issue":"12","key":"2707_CR5","doi-asserted-by":"publisher","first-page":"1113","DOI":"10.1016\/j.sysarc.2008.05.002","volume":"54","author":"MHA Khan","year":"2008","unstructured":"Khan, M.H.A.: A recursive method for synthesizing quantum\/reversible quaternary parallel adder\/subtractor with look-ahead carry. J. Syst. Archit. 54(12), 1113\u20131121 (2008)","journal-title":"J. Syst. Archit."},{"issue":"7","key":"2707_CR6","doi-asserted-by":"publisher","first-page":"453","DOI":"10.1016\/j.sysarc.2007.01.007","volume":"53","author":"MHA Khan","year":"2007","unstructured":"Khan, M.H.A., Perkowski, M.A.: Quantum ternary parallel adder\/subtractor with partially-look-ahead carry. J. Syst. Archit. 53(7), 453\u2013464 (2007)","journal-title":"J. Syst. Archit."},{"key":"2707_CR7","doi-asserted-by":"crossref","unstructured":"Lisa, N.J., Babu, H.M.H.: Design of a compact ternary parallel adder\/subtractor circuit in quantum computing. In: 2015 IEEE International Symposium on Multiple-Valued Logic (2015)","DOI":"10.1109\/ISMVL.2015.23"},{"issue":"9","key":"2707_CR8","first-page":"38","volume":"7","author":"VG Deibuk","year":"2015","unstructured":"Deibuk, V.G., Biloshytskyi, A.V.: Design of a ternary reversible\/quantum adder using genetic algorithm. Int. J. Inf. Technol. Comput. Sci. (IJITCS) 7(9), 38\u201345 (2015)","journal-title":"Int. J. Inf. Technol. Comput. Sci. (IJITCS)"},{"issue":"10","key":"2707_CR9","doi-asserted-by":"publisher","first-page":"977","DOI":"10.1016\/j.sysarc.2008.04.006","volume":"54","author":"MHA Khan","year":"2008","unstructured":"Khan, M.H.A.: Synthesis of quaternary reversible\/quantum comparators. J. Syst. Archit. 54(10), 977\u2013982 (2008)","journal-title":"J. Syst. Archit."},{"key":"2707_CR10","doi-asserted-by":"publisher","first-page":"51","DOI":"10.1016\/j.micpro.2017.06.022","volume":"53","author":"A Taheri Monfared","year":"2017","unstructured":"Taheri Monfared, A., Haghparast, M.: Designing new ternary reversible subtractor circuits. Microprocess. Microsyst. 53, 51\u201356 (2017)","journal-title":"Microprocess. Microsyst."},{"key":"2707_CR11","doi-asserted-by":"crossref","unstructured":"Khan, M.H.A.: Design of ternary reversible sequential circuits. In: 8th International Conference on Electrical and Computer Engineering (2014)","DOI":"10.1109\/ICECE.2014.7026823"},{"key":"2707_CR12","doi-asserted-by":"crossref","unstructured":"Mohammadi, M., Eshghi, M., Haghparast, M.: On design of multiple-valued sequential reversible circuits for nanotechnology based systems. In: TENCON 2008\u20142008 IEEE Region 10 Conference (2008)","DOI":"10.1109\/TENCON.2008.4766407"},{"issue":"2","key":"2707_CR13","doi-asserted-by":"publisher","first-page":"189","DOI":"10.1016\/j.vlsi.2012.01.002","volume":"46","author":"A Niknafs","year":"2013","unstructured":"Niknafs, A., Mohammadi, M.: Synthesis and optimization of multiple-valued combinational and sequential reversible circuits with don\u2019t cares. Integration 46(2), 189\u2013196 (2013)","journal-title":"Integration"},{"key":"2707_CR14","first-page":"5","volume":"1","author":"Z Hu","year":"2018","unstructured":"Hu, Z., Deibuk, V.: Design of ternary reversible\/quantum sequential elements. J. Thermoelectr. 1, 5\u201317 (2018)","journal-title":"J. Thermoelectr."},{"issue":"3","key":"2707_CR15","doi-asserted-by":"publisher","first-page":"4","DOI":"10.1109\/MAHC.2005.49","volume":"27","author":"M Glusker","year":"2005","unstructured":"Glusker, M., Hogan, D.M., Vass, P.: The ternary calculating machine of Thomas Fowler. IEEE Ann. Hist. Comput. 27(3), 4\u201322 (2005)","journal-title":"IEEE Ann. Hist. Comput."},{"key":"2707_CR16","volume-title":"Computing in Russia: The History of Computer Devices and information Technology Revealed","author":"G Trogemann","year":"2001","unstructured":"Trogemann, G., Nitussov, A.Y., Ernst, W.: Computing in Russia: The History of Computer Devices and information Technology Revealed. Vieweg Braunschweig, Brunswick (2001)"},{"issue":"9","key":"2707_CR17","doi-asserted-by":"publisher","first-page":"20","DOI":"10.1109\/MC.1974.6323304","volume":"7","author":"G Epstein","year":"1974","unstructured":"Epstein, G., Frieder, G., Rine, D.C.: The development of multiple-valued logic as related to computer science. Computer 7(9), 20\u201332 (1974)","journal-title":"Computer"},{"key":"2707_CR18","doi-asserted-by":"crossref","unstructured":"Cho, Y.H., Mouftah, H.T.: A CMOS ternary ROM chip. In: Proceedings of IEEE International Symposium on Multiple Valued Logic (1988)","DOI":"10.1109\/ISMVL.1988.5195"},{"issue":"6","key":"2707_CR19","doi-asserted-by":"publisher","first-page":"062313","DOI":"10.1103\/PhysRevA.67.062313","volume":"67","author":"AB Klimov","year":"2003","unstructured":"Klimov, A.B., et al.: Qutrit quantum computer with trapped ions. Phys. Rev. A 67(6), 062313 (2003)","journal-title":"Phys. Rev. A"},{"issue":"2","key":"2707_CR20","doi-asserted-by":"publisher","first-page":"149","DOI":"10.1080\/21681724.2016.1138242","volume":"5","author":"AT Monfared","year":"2017","unstructured":"Monfared, A.T., Haghparast, M.: Design of novel quantum\/reversible ternary adder circuits. Int. J. Electron. Lett. 5(2), 149\u2013157 (2017)","journal-title":"Int. J. Electron. Lett."},{"issue":"3","key":"2707_CR21","doi-asserted-by":"publisher","first-page":"183","DOI":"10.1147\/rd.53.0183","volume":"5","author":"R Landauer","year":"1961","unstructured":"Landauer, R.: Irreversibility and heat generation in the computing process. IBM J. Res. Dev. 5(3), 183\u2013191 (1961)","journal-title":"IBM J. Res. Dev."},{"key":"2707_CR22","unstructured":"Perkowski, M., et al.: A general decomposition for reversible logic. In: Proceedings Reed-Muller Workshop (2001)"},{"key":"2707_CR23","doi-asserted-by":"publisher","first-page":"15","DOI":"10.1016\/j.mejo.2016.01.003","volume":"51","author":"HMH Babu","year":"2016","unstructured":"Babu, H.M.H., Mia, M.S.: Design of a compact reversible fault tolerant division circuit. Microelectron. J. 51, 15\u201329 (2016)","journal-title":"Microelectron. J."},{"issue":"12","key":"2707_CR24","doi-asserted-by":"publisher","first-page":"1693","DOI":"10.1016\/j.mejo.2008.04.003","volume":"39","author":"AK Biswas","year":"2008","unstructured":"Biswas, A.K., et al.: Efficient approaches for designing reversible binary coded decimal adders. Microelectron. J. 39(12), 1693\u20131703 (2008)","journal-title":"Microelectron. J."},{"issue":"2","key":"2707_CR25","first-page":"65","volume":"13","author":"MHA Khan","year":"2006","unstructured":"Khan, M.H.A.: Design of reversible\/quantum ternary multiplexer and demultiplexer. Eng. Lett. 13(2), 65\u201369 (2006)","journal-title":"Eng. Lett."},{"issue":"5","key":"2707_CR26","doi-asserted-by":"publisher","first-page":"052309","DOI":"10.1103\/PhysRevA.62.052309","volume":"62","author":"A Muthukrishnan","year":"2000","unstructured":"Muthukrishnan, A., Stroud Jr., C.R.: Multivalued logic gates for quantum computation. Phys. Rev. A 62(5), 052309 (2000)","journal-title":"Phys. Rev. A"},{"key":"2707_CR27","unstructured":"Khan, M.: Quantum realization of ternary Toffoli gate using iontrap realizable muthukrishnan-stroud primitive gates. In: Proceedings of International Conference on Computer and Information Technology, Dhaka, Bangladesh (2004)"},{"key":"2707_CR28","unstructured":"Miller, D.M., Dueck, G.W., Maslov, D.: A synthesis method for MVL reversible logic [multiple value logic]. In: Proceedings. 34th International Symposium on Multiple-Valued Logic. IEEE (2004)"},{"key":"2707_CR29","doi-asserted-by":"crossref","unstructured":"Mandal, S.B., Chakrabarti, A., Sur-Kolay, S.: Synthesis techniques for ternary quantum logic. In: 2011 41st IEEE International Symposium on Multiple-Valued Logic. IEEE (2011)","DOI":"10.1109\/ISMVL.2011.55"},{"issue":"11","key":"2707_CR30","doi-asserted-by":"publisher","first-page":"284","DOI":"10.1007\/s11128-017-1735-3","volume":"16","author":"M Haghparast","year":"2017","unstructured":"Haghparast, M., Wille, R., Monfared, A.T.: Towards quantum reversible ternary coded decimal adder. Quant. Inf. Process. 16(11), 284 (2017)","journal-title":"Quant. Inf. Process."},{"key":"2707_CR31","doi-asserted-by":"crossref","unstructured":"Khan, M., Rice, J.E.: Synthesis of reversible logic functions using ternary Max-Min algebra. In: 2016 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE (2016)","DOI":"10.1109\/ISCAS.2016.7538889"}],"container-title":["Quantum Information Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/linproxy.fan.workers.dev:443\/https\/link.springer.com\/content\/pdf\/10.1007\/s11128-020-02707-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/linproxy.fan.workers.dev:443\/https\/link.springer.com\/article\/10.1007\/s11128-020-02707-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/linproxy.fan.workers.dev:443\/https\/link.springer.com\/content\/pdf\/10.1007\/s11128-020-02707-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,7]],"date-time":"2024-08-07T02:27:26Z","timestamp":1722997646000},"score":1,"resource":{"primary":{"URL":"https:\/\/linproxy.fan.workers.dev:443\/https\/link.springer.com\/10.1007\/s11128-020-02707-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6,6]]},"references-count":31,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2020,7]]}},"alternative-id":["2707"],"URL":"https:\/\/linproxy.fan.workers.dev:443\/https\/doi.org\/10.1007\/s11128-020-02707-4","relation":{},"ISSN":["1570-0755","1573-1332"],"issn-type":[{"value":"1570-0755","type":"print"},{"value":"1573-1332","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,6,6]]},"assertion":[{"value":"4 January 2020","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"20 May 2020","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"6 June 2020","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}],"article-number":"204"}}