{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,24]],"date-time":"2026-02-24T12:36:10Z","timestamp":1771936570427,"version":"3.50.1"},"reference-count":43,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/linproxy.fan.workers.dev:443\/https\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/linproxy.fan.workers.dev:443\/https\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/linproxy.fan.workers.dev:443\/https\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/linproxy.fan.workers.dev:443\/https\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/linproxy.fan.workers.dev:443\/https\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/linproxy.fan.workers.dev:443\/https\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/linproxy.fan.workers.dev:443\/https\/doi.org\/10.15223\/policy-004"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2024,7]]},"DOI":"10.1016\/j.mejo.2024.106220","type":"journal-article","created":{"date-parts":[[2024,5,2]],"date-time":"2024-05-02T21:26:04Z","timestamp":1714685164000},"page":"106220","update-policy":"https:\/\/linproxy.fan.workers.dev:443\/https\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":10,"special_numbering":"C","title":["Design insights into a junctionless nanosheet FET (JL-NSFET) for switching and Analog\/RF applications: Device to circuit level assessment"],"prefix":"10.1016","volume":"149","author":[{"given":"Vadthya","family":"Bheemudu","sequence":"first","affiliation":[]},{"given":"Dhandapani","family":"Vaithiyanathan","sequence":"additional","affiliation":[]},{"given":"Baljit","family":"Kaur","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"7","key":"10.1016\/j.mejo.2024.106220_bib1","doi-asserted-by":"crossref","first-page":"1704","DOI":"10.1109\/16.141237","article-title":"Scaling the Si MOSFET: from bulk to SOI to bulk","volume":"39","author":"Yan","year":"1992","journal-title":"IEEE Trans. Electron. Dev."},{"key":"10.1016\/j.mejo.2024.106220_bib2","doi-asserted-by":"crossref","first-page":"942","DOI":"10.1109\/JEDS.2018.2866026","article-title":"Systematic DC\/AC performance benchmarking of sub-7-nm node FinFETs and nanosheet FETs","volume":"6","author":"Yoon","year":"2018","journal-title":"IEEE J Electron Devices Soc."},{"issue":"1","key":"10.1016\/j.mejo.2024.106220_bib3","doi-asserted-by":"crossref","first-page":"82","DOI":"10.1109\/JPROC.1998.658762","article-title":"Cramming more components onto integrated circuit","volume":"86","author":"Moore","year":"1998","journal-title":"Proc. IEEE"},{"key":"10.1016\/j.mejo.2024.106220_bib4","doi-asserted-by":"crossref","first-page":"224","DOI":"10.1016\/j.spmi.2015.03.045","article-title":"Experimental study and analytical modeling of the channel length influence on the electrical characteristics of small-molecule thin-film transistors","volume":"83","author":"Boukhili","year":"2015","journal-title":"Superlattice. Microst."},{"key":"10.1016\/j.mejo.2024.106220_bib5","series-title":"International Conference on Advancement in Electrical and Electronic Engineering (ICAEEE) IEEE","article-title":"Impact of channel length reduction and doping variation on multigate FinFETs","author":"Minhaj","year":"2018"},{"key":"10.1016\/j.mejo.2024.106220_bib6","volume":"vol. 4","author":"Hu","year":"2009"},{"key":"10.1016\/j.mejo.2024.106220_bib7","series-title":"Fundamentals of Modern VLSI Devices","author":"Taur","year":"1998"},{"issue":"2","key":"10.1016\/j.mejo.2024.106220_bib8","doi-asserted-by":"crossref","first-page":"305","DOI":"10.1109\/JPROC.2002.808156","article-title":"Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits","volume":"91","author":"Roy","year":"2003","journal-title":"Proc. IEEE"},{"issue":"12","key":"10.1016\/j.mejo.2024.106220_bib9","doi-asserted-by":"crossref","first-page":"2320","DOI":"10.1109\/16.887014","article-title":"FinFET a self-aligned double-gate MOSFET scalable to 20 nm","volume":"47","author":"Hisamoto","year":"2000","journal-title":"IEEE Trans. Electron. Dev."},{"issue":"4","key":"10.1016\/j.mejo.2024.106220_bib10","doi-asserted-by":"crossref","first-page":"1316","DOI":"10.1007\/s10825-016-0899-x","article-title":"A two-dimensional (2D) analytical surface potential and subthreshold current model for underlap dual-material double-gate (DMDG) FinFET","volume":"15","author":"Narendar","year":"2016","journal-title":"J. Comput. Electron."},{"key":"10.1016\/j.mejo.2024.106220_bib11","doi-asserted-by":"crossref","first-page":"357","DOI":"10.1016\/j.spmi.2015.06.004","article-title":"Analytical modeling and simulation of multigate FinFET devices and the impact of high-k dielectrics on short channel effects (SCEs)","volume":"85","author":"Narendar","year":"2015","journal-title":"Superlattice. Microst."},{"key":"10.1016\/j.mejo.2024.106220_bib12","series-title":"IEEE International Electron Devices Meeting (IEDM)","article-title":"Channel geometry impact and narrow sheet effect of stacked nanosheet","author":"Yeung","year":"2018"},{"issue":"Issue 6","key":"10.1016\/j.mejo.2024.106220_bib13","doi-asserted-by":"crossref","first-page":"897","DOI":"10.1016\/j.sse.2003.12.020","article-title":"Multiple-gate SOI MOSFETs","volume":"48","author":"Colinge","year":"2004","journal-title":"Solid State Electron."},{"issue":"6","key":"10.1016\/j.mejo.2024.106220_bib14","doi-asserted-by":"crossref","first-page":"1132","DOI":"10.1109\/TED.2005.848098","article-title":"Analysis of the parasitic S\/D resistance in multiple gate FETs","volume":"52","author":"Dixit","year":"2005","journal-title":"IEEE Trans. Electron. Dev."},{"issue":"2.3","key":"10.1016\/j.mejo.2024.106220_bib15","doi-asserted-by":"crossref","first-page":"133","DOI":"10.1147\/rd.462.0133","article-title":"Beyond the conventional transistor","volume":"46","author":"Wong","year":"2002","journal-title":"IBM J. Res. Dev."},{"key":"10.1016\/j.mejo.2024.106220_bib16","series-title":"FinFET and Other Multi-Gate Transistors","author":"Collinge","year":"2008"},{"issue":"8","key":"10.1016\/j.mejo.2024.106220_bib17","doi-asserted-by":"crossref","first-page":"4115","DOI":"10.1109\/TED.2022.3181575","article-title":"Design insights of nanosheet FET and CMOS circuit applications at 5-nm technology node","volume":"69","author":"Sreenivasulu","year":"2022","journal-title":"IEEE Trans. Electron. Dev."},{"key":"10.1016\/j.mejo.2024.106220_bib18","article-title":"Power aware FinFET and lateral nanosheet FET targeting for 3 nm CMOS technology","volume":"20","author":"Yakimets","year":"2017","journal-title":"IEDM Tech"},{"issue":"10","key":"10.1016\/j.mejo.2024.106220_bib19","doi-asserted-by":"crossref","first-page":"1416","DOI":"10.1109\/LED.2021.3109586","article-title":"Simulations of statistical variability in n-Type FinFET nanowire and nanosheet FETs","volume":"42","author":"Seoane","year":"2021","journal-title":"IEEE Electron. Device Lett."},{"issue":"3","key":"10.1016\/j.mejo.2024.106220_bib20","doi-asserted-by":"crossref","first-page":"1298","DOI":"10.1109\/TED.2021.3140158","article-title":"Benchmarking of analog\/RF performance of fin-FET, NW-FET, and NS-FET in the ultimate scaling limit","volume":"69","author":"Goel","year":"2022","journal-title":"IEEE Trans. Electron. Dev."},{"issue":"3","key":"10.1016\/j.mejo.2024.106220_bib21","doi-asserted-by":"crossref","first-page":"225","DOI":"10.1038\/nnano.2010.15","article-title":"Nanowire transistors without junctions","volume":"5","author":"Colinge","year":"2010","journal-title":"Nat. Nanotechnol."},{"key":"10.1016\/j.mejo.2024.106220_bib22","series-title":"Junctionless Field-Effect Transistors: Design, Modeling, and Simulation","author":"Sahay","year":"2019"},{"issue":"12","key":"10.1016\/j.mejo.2024.106220_bib23","doi-asserted-by":"crossref","first-page":"6561","DOI":"10.1109\/TED.2022.3216821","article-title":"An intensive study of tree-shaped JL-NSFET: digital and analog\/RF perspective","volume":"69","author":"Valasa","year":"2022","journal-title":"IEEE Trans. Electron. Dev."},{"issue":"10","key":"10.1016\/j.mejo.2024.106220_bib24","doi-asserted-by":"crossref","first-page":"4079","DOI":"10.1109\/TED.2020.3017175","article-title":"Optimized substrate for improved performance of stacked Nanosheet field-effect transistor","volume":"67","author":"Jegadheesan","year":"2020","journal-title":"IEEE Trans. Electron. Dev."},{"key":"10.1016\/j.mejo.2024.106220_bib46","series-title":"International Roadmap for Devices and Systems","year":"2020"},{"key":"10.1016\/j.mejo.2024.106220_bib47","series-title":"Sentaurus Device User Guide Version T-2022.03, Synopsys","year":"2022"},{"key":"10.1016\/j.mejo.2024.106220_bib52","series-title":"Stacked nanosheet gate-all-around transistor to enable scaling beyond FinFET,\" Symposium on VLSI Technology","first-page":"T230","author":"Loubet","year":"2017"},{"key":"10.1016\/j.mejo.2024.106220_bib49","doi-asserted-by":"crossref","first-page":"3543","DOI":"10.1007\/s12633-021-01128-x","article-title":"A Comprehensive Investigation of Vertically Stacked Silicon Nanosheet Field Effect Transistors: An Analog\/RF Perspective","volume":"14","author":"Tayal","year":"2021","journal-title":"Silicon"},{"issue":"2","key":"10.1016\/j.mejo.2024.106220_bib29","doi-asserted-by":"crossref","first-page":"279","DOI":"10.1109\/TED.2006.888670","article-title":"Double-gate FinFETs as a CMOS technology downscaling option: an RF perspective","volume":"54","author":"Nuttinck","year":"2007","journal-title":"IEEE Trans. Electron. Dev."},{"key":"10.1016\/j.mejo.2024.106220_bib50","doi-asserted-by":"crossref","first-page":"10347","DOI":"10.1007\/s12633-022-01793-6","article-title":"Optimization of Design Space for Vertically Stacked Junctionless Nanosheet FET for Analog\/RF Applications","volume":"14","author":"Valasa","year":"2022","journal-title":"Silicon"},{"issue":"6","key":"10.1016\/j.mejo.2024.106220_bib51","doi-asserted-by":"crossref","first-page":"2648","DOI":"10.1109\/TED.2020.2989416","article-title":"Investigation of electrical characteristic behavior induced by channel-release process in stacked nanosheet gate-all-around mosfet","volume":"67","author":"Kim","year":"2020","journal-title":"IEEE Transactions on Electron Devices"},{"issue":"10","key":"10.1016\/j.mejo.2024.106220_bib32","doi-asserted-by":"crossref","first-page":"4493","DOI":"10.1109\/TED.2020.3017567","article-title":"Hetero-interfacial thermal resistance effects on device performance of stacked gate-all-around nanosheet FET","volume":"67","author":"Venkateswarlu","year":"2020","journal-title":"IEEE Trans. Electron. Dev."},{"issue":"4","key":"10.1016\/j.mejo.2024.106220_bib33","doi-asserted-by":"crossref","first-page":"1868","DOI":"10.1109\/TED.2019.2897873","article-title":"Metal source\/drain induced performance boosting of sub-7-nm node nanosheet FETs","volume":"66","author":"Yoon","year":"2019","journal-title":"IEEE Trans. Electron. Dev."},{"key":"10.1016\/j.mejo.2024.106220_bib34","doi-asserted-by":"crossref","first-page":"188","DOI":"10.1016\/j.mssp.2019.01.003","article-title":"Impact of geometrical parameters and substrate on analog\/RF performance of stacked nanosheet field effect transistor","volume":"93","author":"Jegadheesan","year":"2019","journal-title":"Mater. Sci. Semicond. Process."},{"key":"10.1016\/j.mejo.2024.106220_bib35","series-title":"2015 2nd International Conference on Recent Advances in Engineering & Computational Sciences (RAECS) IEEE","article-title":"Investigating short channel effects and performance parameters of double gate junctionless transistor at various technology nodes","author":"Narula","year":"2015"},{"key":"10.1016\/j.mejo.2024.106220_bib36","doi-asserted-by":"crossref","DOI":"10.1016\/j.sse.2019.107736","article-title":"Nanowire & nanosheet FETs for ultra-scaled, high-density logic and memory applications","volume":"168","author":"Veloso","year":"2020","journal-title":"Solid State Electron."},{"issue":"3","key":"10.1016\/j.mejo.2024.106220_bib37","first-page":"313","article-title":"Compact model for geometry dependent mobility in nanosheet FETs","volume":"41","author":"Dasgupta","year":"2020"},{"key":"10.1016\/j.mejo.2024.106220_bib38","doi-asserted-by":"crossref","first-page":"53196","DOI":"10.1109\/ACCESS.2020.2980925","article-title":"Benchmarking of FinFET, nanosheet, and nanowire FET architectures for future technology nodes","volume":"8","author":"Nagy","year":"2020","journal-title":"IEEE Access"},{"key":"10.1016\/j.mejo.2024.106220_bib39","doi-asserted-by":"crossref","DOI":"10.1109\/ACCESS.2020.2975017","article-title":"Comprehensive analysis of source and drain recess depth variations on silicon nanosheet FETs for sub 5nm node SoC application","volume":"8","author":"Jeong","year":"2020","journal-title":"IEEE Access"},{"key":"10.1016\/j.mejo.2024.106220_bib40","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2021.105214","article-title":"Characterization and optimization of junctionless gate-all-around vertically stacked nanowire FETs for sub-5 nm technology nodes","volume":"116","author":"Sreenivasulu","year":"2021","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2024.106220_bib41","doi-asserted-by":"crossref","first-page":"110","DOI":"10.1016\/j.aeue.2016.10.009","article-title":"Improved accuracy equation for propagation delay of a CMOS inverter in a single ended ring oscillator","volume":"71","author":"Zafarkhah","year":"2017","journal-title":"AEU - Int J Electron Commun"},{"key":"10.1016\/j.mejo.2024.106220_bib42","doi-asserted-by":"crossref","DOI":"10.1016\/j.aeue.2021.153701","article-title":"A design of nanoscale double-gate FET based ring oscillator with improved oscillation frequency using device engineering","volume":"134","author":"Seifollahi","year":"2021","journal-title":"AEU Int J Electron Commun"},{"issue":"3","key":"10.1016\/j.mejo.2024.106220_bib43","doi-asserted-by":"crossref","first-page":"1285","DOI":"10.1109\/TED.2020.2964428","article-title":"Device and circuit-level assessment of GaSb\/Si heterojunction vertical tunnel-FET for low-power applications","volume":"67","author":"Tripathy","year":"2020","journal-title":"IEEE Trans. Electron. Dev."}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/linproxy.fan.workers.dev:443\/https\/api.elsevier.com\/content\/article\/PII:S0026269224001320?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/linproxy.fan.workers.dev:443\/https\/api.elsevier.com\/content\/article\/PII:S0026269224001320?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,10,8]],"date-time":"2024-10-08T17:07:22Z","timestamp":1728407242000},"score":1,"resource":{"primary":{"URL":"https:\/\/linproxy.fan.workers.dev:443\/https\/linkinghub.elsevier.com\/retrieve\/pii\/S0026269224001320"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,7]]},"references-count":43,"alternative-id":["S0026269224001320"],"URL":"https:\/\/linproxy.fan.workers.dev:443\/https\/doi.org\/10.1016\/j.mejo.2024.106220","relation":{},"ISSN":["1879-2391"],"issn-type":[{"value":"1879-2391","type":"print"}],"subject":[],"published":{"date-parts":[[2024,7]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Design insights into a junctionless nanosheet FET (JL-NSFET) for switching and Analog\/RF applications: Device to circuit level assessment","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/linproxy.fan.workers.dev:443\/https\/doi.org\/10.1016\/j.mejo.2024.106220","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2024 Published by Elsevier Ltd.","name":"copyright","label":"Copyright"}],"article-number":"106220"}}