{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T00:41:32Z","timestamp":1769906492981,"version":"3.49.0"},"reference-count":35,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2018,8,1]],"date-time":"2018-08-01T00:00:00Z","timestamp":1533081600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/linproxy.fan.workers.dev:443\/https\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"funder":[{"name":"University Grants Commission","award":["3528\/(NET DEC. 2014)"],"award-info":[{"award-number":["3528\/(NET DEC. 2014)"]}]},{"DOI":"10.13039\/501100001332","name":"CSIR","doi-asserted-by":"crossref","award":["22\/0651\/14\/EMR-II"],"award-info":[{"award-number":["22\/0651\/14\/EMR-II"]}],"id":[{"id":"10.13039\/501100001332","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Reliability"],"published-print":{"date-parts":[[2018,8]]},"DOI":"10.1016\/j.microrel.2018.05.015","type":"journal-article","created":{"date-parts":[[2018,6,5]],"date-time":"2018-06-05T13:26:16Z","timestamp":1528205176000},"page":"15-23","update-policy":"https:\/\/linproxy.fan.workers.dev:443\/https\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":16,"special_numbering":"C","title":["An efficient NBTI sensor and compensation circuit for stable and reliable SRAM cells"],"prefix":"10.1016","volume":"87","author":[{"given":"Ambika Prasad","family":"Shah","sequence":"first","affiliation":[]},{"given":"Nandakishor","family":"Yadav","sequence":"additional","affiliation":[]},{"given":"Ankur","family":"Beohar","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/linproxy.fan.workers.dev:443\/https\/orcid.org\/0000-0002-6391-4163","authenticated-orcid":false,"given":"Santosh Kumar","family":"Vishvakarma","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"6","key":"10.1016\/j.microrel.2018.05.015_bb0005","doi-asserted-by":"crossref","first-page":"853","DOI":"10.1016\/j.microrel.2006.10.012","article-title":"A comprehensive model for PMOS NBTI degradation: recent progress","volume":"47","author":"Alam","year":"2007","journal-title":"Microelectron. Reliab."},{"issue":"D. 3","key":"10.1016\/j.microrel.2018.05.015_bb0010","doi-asserted-by":"crossref","first-page":"201","DOI":"10.5194\/ars-7-201-2009","article-title":"Device reliability challenges for modern semiconductor circuit design\u2013a review","volume":"7","author":"Schl\u00fcnder","year":"2009","journal-title":"Adv. Radio Sci."},{"issue":"5","key":"10.1016\/j.microrel.2018.05.015_bb0015","doi-asserted-by":"crossref","first-page":"756","DOI":"10.1109\/TDSC.2010.41","article-title":"Temperature-aware NBTI modeling and the impact of standby leakage reduction techniques on circuit performance degradation","volume":"8","author":"Wang","year":"2011","journal-title":"IEEE Trans. Depend. Secure Comput."},{"issue":"15","key":"10.1016\/j.microrel.2018.05.015_bb0020","doi-asserted-by":"crossref","first-page":"153503","DOI":"10.1063\/1.2194007","article-title":"Temperature dependence of a silicon power device switching parameters","volume":"88","author":"Habchi","year":"2006","journal-title":"Appl. Phys. Lett."},{"key":"10.1016\/j.microrel.2018.05.015_bb0025","series-title":"Quality Electronic Design, 2007. ISQED\u201907. 8th International Symposium on","first-page":"139","article-title":"Modeling of PMOS NBTI effect considering temperature variation","author":"Luo","year":"2007"},{"key":"10.1016\/j.microrel.2018.05.015_bb0030","series-title":"Electron Devices Meeting, 2002. IEDM\u201902. International","first-page":"329","article-title":"The impact of technology scaling on soft error rate performance and limits to the efficacy of error correction","author":"Baumann","year":"2002"},{"key":"10.1016\/j.microrel.2018.05.015_bb0035","series-title":"Electron Devices Meeting, 2003. IEDM\u201903 Technical Digest. IEEE International","first-page":"21","article-title":"Neutron soft error rate measurements in a 90-nm CMOS process and scaling trends in SRAM from 25-\u03bcm to 90-nm generation","author":"Hazucha","year":"2003"},{"issue":"9","key":"10.1016\/j.microrel.2018.05.015_bb0040","doi-asserted-by":"crossref","first-page":"1325","DOI":"10.1016\/j.microrel.2013.07.129","article-title":"Impact of negative bias temperature instability on the single-event upset threshold of a 65\u202fnm SRAM cell","volume":"53","author":"El Moukhtari","year":"2013","journal-title":"Microelectron. Reliab."},{"issue":"6","key":"10.1016\/j.microrel.2018.05.015_bb0045","doi-asserted-by":"crossref","first-page":"4232","DOI":"10.1109\/TNS.2013.2291274","article-title":"Soft-error in SRAM at ultra-low voltage and impact of secondary proton in terrestrial environment","volume":"60","author":"Uemura","year":"2013","journal-title":"IEEE Trans. Nucl. Sci."},{"issue":"11","key":"10.1016\/j.microrel.2018.05.015_bb0050","doi-asserted-by":"crossref","first-page":"111001","DOI":"10.1088\/1674-4926\/36\/11\/111001","article-title":"Single event soft error in advanced integrated circuit","volume":"36","author":"Yuanfu","year":"2015","journal-title":"J. Semicond."},{"key":"10.1016\/j.microrel.2018.05.015_bb0055","series-title":"Reliability Physics Symposium (IRPS), 2012 IEEE International","article-title":"Neutron-induced soft error analysis in MOSFETs from a 65\u202fnm to a 25\u202fnm design rule using multi-scale Monte Carlo simulation method","author":"Abe","year":"2012"},{"key":"10.1016\/j.microrel.2018.05.015_bb0060","series-title":"Reliability Physics Symposium (IRPS), 2010 IEEE International","first-page":"395","article-title":"Contribution of low-energy (\u226a10\u202fMeV) neutrons to upset rate in a 65\u202fnm SRAM","author":"Sierawski","year":"2010"},{"issue":"4","key":"10.1016\/j.microrel.2018.05.015_bb0065","doi-asserted-by":"crossref","first-page":"743","DOI":"10.1109\/TVLSI.2014.2320307","article-title":"Impact of bias temperature instability on soft error susceptibility","volume":"23","author":"Rossi","year":"2015","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"issue":"6","key":"10.1016\/j.microrel.2018.05.015_bb0070","doi-asserted-by":"crossref","first-page":"2651","DOI":"10.1109\/TNS.2012.2224136","article-title":"Effect of negative bias temperature instability on the single event upset response of 40\u202fnm flip-flops","volume":"59","author":"Kauppila","year":"2012","journal-title":"IEEE Trans. Nucl. Sci."},{"issue":"4","key":"10.1016\/j.microrel.2018.05.015_bb0075","doi-asserted-by":"crossref","first-page":"1575","DOI":"10.1109\/TNS.2014.2319154","article-title":"Design of 65\u202fnm CMOS SRAM for space applications: a comparative study","volume":"61","author":"Gorbunov","year":"2014","journal-title":"IEEE Trans. Nucl. Sci."},{"issue":"3","key":"10.1016\/j.microrel.2018.05.015_bb0080","doi-asserted-by":"crossref","first-page":"481","DOI":"10.1109\/TCAD.2008.915529","article-title":"Design-time optimization of post-silicon tuned circuits using adaptive body bias","volume":"27","author":"Kulkarni","year":"2008","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"3","key":"10.1016\/j.microrel.2018.05.015_bb0085","doi-asserted-by":"crossref","first-page":"366","DOI":"10.1109\/TVLSI.2007.893626","article-title":"Post silicon power\/performance optimization in the presence of process variations using individual well-adaptive body biasing","volume":"15","author":"Gregg","year":"2007","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"issue":"11","key":"10.1016\/j.microrel.2018.05.015_bb0090","doi-asserted-by":"crossref","first-page":"1396","DOI":"10.1109\/JSSC.2002.803949","article-title":"Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage","volume":"37","author":"Tschanz","year":"2002","journal-title":"IEEE J. Solid State Circuits"},{"issue":"10","key":"10.1016\/j.microrel.2018.05.015_bb0095","doi-asserted-by":"crossref","first-page":"798","DOI":"10.1109\/TCSII.2010.2067810","article-title":"On-chip aging sensor circuits for reliable nanometer MOSFET digital circuits","volume":"57","author":"Kim","year":"2010","journal-title":"IEEE Trans. Circuits Syst. Express Briefs"},{"issue":"6","key":"10.1016\/j.microrel.2018.05.015_bb0100","doi-asserted-by":"crossref","first-page":"947","DOI":"10.1109\/TVLSI.2009.2017751","article-title":"An on-chip NBTI sensor for measuring PMOS threshold voltage degradation","volume":"18","author":"Keane","year":"2010","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"issue":"2","key":"10.1016\/j.microrel.2018.05.015_bb0105","doi-asserted-by":"crossref","first-page":"270","DOI":"10.1109\/TVLSI.2008.2010399","article-title":"On-chip variability sensor using phase-locked loop for detecting and correcting parametric timing failures","volume":"18","author":"Kang","year":"2010","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"issue":"12","key":"10.1016\/j.microrel.2018.05.015_bb0110","doi-asserted-by":"crossref","first-page":"2859","DOI":"10.1109\/TCSI.2011.2158708","article-title":"Adaptive body bias for reducing the impacts of NBTI and process variations on 6T SRAM cells","volume":"58","author":"Mostafa","year":"2011","journal-title":"IEEE Trans. Circuits Syst. I, Reg. Pap."},{"issue":"6","key":"10.1016\/j.microrel.2018.05.015_bb0115","doi-asserted-by":"crossref","first-page":"2521","DOI":"10.1016\/j.jpdc.2013.07.009","article-title":"Analysis of the impact of spatial and temporal variations on the stability of SRAM arrays and the mitigation technique using independent-gate devices","volume":"74","author":"Wang","year":"2014","journal-title":"J. Parallel Distrib. Comput."},{"issue":"3","key":"10.1016\/j.microrel.2018.05.015_bb0120","doi-asserted-by":"crossref","first-page":"460","DOI":"10.1109\/TSM.2012.2192143","article-title":"NBTI and process variations compensation circuits using adaptive body bias","volume":"25","author":"Mostafa","year":"2012","journal-title":"IEEE Trans. Semicond. Manuf."},{"issue":"2","key":"10.1016\/j.microrel.2018.05.015_bb0125","doi-asserted-by":"crossref","first-page":"242","DOI":"10.1109\/TSM.2018.2804944","article-title":"On-chip adaptive body bias for reducing the impact of NBTI on 6T SRAM cells","volume":"31","author":"Shah","year":"2018","journal-title":"IEEE Trans. Semicond. Manuf."},{"issue":"10","key":"10.1016\/j.microrel.2018.05.015_bb0130","doi-asserted-by":"crossref","first-page":"1770","DOI":"10.1109\/TCAD.2007.896317","article-title":"Impact of negative-bias temperature instability in nanoscale SRAM array: modeling and analysis","volume":"26","author":"Kang","year":"2007","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.microrel.2018.05.015_bb0135","series-title":"Future Information Technology (FutureTech), 2010 5th International Conference on","first-page":"1","article-title":"Analysis of SRAM reliability under combined effect of NBTI, process and temperature variations in nano-scale CMOS","author":"Singh","year":"2010"},{"key":"10.1016\/j.microrel.2018.05.015_bb0140","series-title":"13th IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC 2017)","first-page":"1","article-title":"Subthreshold darlington pair based NBTI sensor for reliable CMOS circuits","author":"Shah","year":"2017"},{"key":"10.1016\/j.microrel.2018.05.015_bb0145","series-title":"Reliability Physics Symposium Proceedings, 2004. 42nd Annual. 2004 IEEE International","first-page":"430","article-title":"A methodology for accurate assessment of soft-broken gate oxide leakage and the reliability of VLSI circuits","author":"Mason","year":"2004"},{"key":"10.1016\/j.microrel.2018.05.015_bb0150","series-title":"Test Conference, 2007. ITC 2007. IEEE International","first-page":"1","article-title":"Characterization of NBTI induced temporal performance degradation in nano-scale SRAM array using I DDQ","author":"Kang","year":"2007"},{"issue":"9","key":"10.1016\/j.microrel.2018.05.015_bb0155","doi-asserted-by":"crossref","first-page":"602","DOI":"10.1109\/TCSII.2013.2273731","article-title":"NBTI\/PBTI-aware WWL voltage control for half-selected cell stability improvement","volume":"60","author":"Lee","year":"2013","journal-title":"IEEE Trans. Circuits Syst. Express Briefs"},{"key":"10.1016\/j.microrel.2018.05.015_bb0160","series-title":"HSPICE User Guide: Simulation and Analysis","year":"2010"},{"key":"10.1016\/j.microrel.2018.05.015_bb0165","series-title":"21st International Workshop on Vertex Detectors","article-title":"Perspectives of 65\u202fnm CMOS technologies for high performance front-end electronics","author":"Traversi","year":"2012"},{"issue":"12","key":"10.1016\/j.microrel.2018.05.015_bb0170","doi-asserted-by":"crossref","first-page":"68","DOI":"10.1109\/MC.2003.1250885","article-title":"Leakage current: Moore's law meets static power","volume":"36","author":"Kim","year":"2003","journal-title":"Computer"},{"key":"10.1016\/j.microrel.2018.05.015_bb0175","first-page":"1","article-title":"Dual threshold voltage and sleep switch dual threshold voltage DOIND approach for leakage reduction in domino logic circuits","author":"Shah","year":"2017","journal-title":"Microsyst. Technol."}],"container-title":["Microelectronics Reliability"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/linproxy.fan.workers.dev:443\/https\/api.elsevier.com\/content\/article\/PII:S0026271418303287?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/linproxy.fan.workers.dev:443\/https\/api.elsevier.com\/content\/article\/PII:S0026271418303287?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,5,19]],"date-time":"2020-05-19T16:51:07Z","timestamp":1589907067000},"score":1,"resource":{"primary":{"URL":"https:\/\/linproxy.fan.workers.dev:443\/https\/linkinghub.elsevier.com\/retrieve\/pii\/S0026271418303287"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,8]]},"references-count":35,"alternative-id":["S0026271418303287"],"URL":"https:\/\/linproxy.fan.workers.dev:443\/https\/doi.org\/10.1016\/j.microrel.2018.05.015","relation":{},"ISSN":["0026-2714"],"issn-type":[{"value":"0026-2714","type":"print"}],"subject":[],"published":{"date-parts":[[2018,8]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"An efficient NBTI sensor and compensation circuit for stable and reliable SRAM cells","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Reliability","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/linproxy.fan.workers.dev:443\/https\/doi.org\/10.1016\/j.microrel.2018.05.015","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2018 Elsevier Ltd. All rights reserved.","name":"copyright","label":"Copyright"}]}}