{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,22]],"date-time":"2025-12-22T18:41:28Z","timestamp":1766428888190,"version":"build-2065373602"},"reference-count":63,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/linproxy.fan.workers.dev:443\/https\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/linproxy.fan.workers.dev:443\/https\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1016\/j.sysarc.2019.08.002","type":"journal-article","created":{"date-parts":[[2019,8,7]],"date-time":"2019-08-07T19:52:36Z","timestamp":1565207556000},"page":"271-288","update-policy":"https:\/\/linproxy.fan.workers.dev:443\/https\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":17,"special_numbering":"C","title":["Dynamic Task Mapping and Scheduling with Temperature-Awareness on Network-on-Chip based Multicore Systems"],"prefix":"10.1016","volume":"98","author":[{"given":"Suraj","family":"Paul","sequence":"first","affiliation":[]},{"given":"Navonil","family":"Chatterjee","sequence":"additional","affiliation":[]},{"given":"Prasun","family":"Ghosal","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/j.sysarc.2019.08.002_bib0001","series-title":"2017 Euromicro Conference on Digital System Design (DSD)","first-page":"538","article-title":"Adaptive reliability for fault tolerant multicore systems","author":"Alouani","year":"2017"},{"key":"10.1016\/j.sysarc.2019.08.002_bib0002","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1016\/j.sysarc.2017.01.008","article-title":"Deadline and energy aware dynamic task mapping and scheduling for network-on-chip based multi-core platform","volume":"74","author":"Chatterjee","year":"2017","journal-title":"J. Syst. Archit."},{"key":"10.1016\/j.sysarc.2019.08.002_bib0003","series-title":"2015 Design, Automation Test in Europe Conference Exhibition (DATE)","first-page":"1241","article-title":"Tapp: Temperature-aware application mapping for NoC-based many-core processors","author":"Zhu","year":"2015"},{"year":"2014","series-title":"Network-on-Chip: The Next Generation of System-on-Chip Integration","author":"Kundu","key":"10.1016\/j.sysarc.2019.08.002_bib0004"},{"issue":"1","key":"10.1016\/j.sysarc.2019.08.002_bib0005","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1109\/2.976921","article-title":"Networks on chips: a new SoC paradigm","volume":"35","author":"Benini","year":"2002","journal-title":"Computer"},{"issue":"4","key":"10.1016\/j.sysarc.2019.08.002_bib0006","doi-asserted-by":"crossref","first-page":"528","DOI":"10.1109\/TC.2017.2770130","article-title":"Thermal-aware application mapping strategy for network-on-chip based system design","volume":"67","author":"Manna","year":"2018","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/j.sysarc.2019.08.002_bib0007","series-title":"International Conference on Dependable Systems and Networks, 2004","first-page":"177","article-title":"The impact of technology scaling on lifetime reliability","author":"Srinivasan","year":"2004"},{"key":"10.1016\/j.sysarc.2019.08.002_bib0008","series-title":"Proceedings of the Conference on Design, Automation and Test in Europe","first-page":"1322","article-title":"Emerging yield and reliability challenges in nanometer CMoS technologies","author":"Gielen","year":"2008"},{"key":"10.1016\/j.sysarc.2019.08.002_bib0009","series-title":"Proceedings 2005 IEEE International SOC Conference","first-page":"25","article-title":"Thermal-aware mapping and placement for 3-d NoCdesigns","author":"Addo-Quaye","year":"2005"},{"key":"10.1016\/j.sysarc.2019.08.002_bib0010","series-title":"2015 10th Asian Control Conference (ASCC)","first-page":"1","article-title":"Radial plate fins heat sink model design and optimization","author":"Hanafi","year":"2015"},{"key":"10.1016\/j.sysarc.2019.08.002_bib0011","series-title":"2011 IEEE 61st Electronic Components and Technology Conference (ECTC)","first-page":"2037","article-title":"Coupled electrical and thermal 3d IC centric microfluidic heat sink design and technology","author":"Zhang","year":"2011"},{"key":"10.1016\/j.sysarc.2019.08.002_bib0012","series-title":"2010 16th International Workshop on Thermal Investigations of ICs and Systems (THERMINIC)","first-page":"1","article-title":"Compact transient thermal model for 3d ICs with liquid cooling via enhanced heat transfer cavity geometries","author":"Sridhar","year":"2010"},{"key":"10.1016\/j.sysarc.2019.08.002_bib0013","doi-asserted-by":"crossref","first-page":"550","DOI":"10.1166\/jolpe.2014.1357","article-title":"Distributed task migration in a homogeneous many-core system for leakage and fan power reduction","volume":"10","author":"Ge","year":"2014","journal-title":"J. Low Power Electronics"},{"key":"10.1016\/j.sysarc.2019.08.002_bib0014","series-title":"2012 15th Euromicro Conference on Digital System Design","first-page":"731","article-title":"Coolmap: A thermal-aware mapping algorithm for application specific networks-on-chip","author":"Moazzen","year":"2012"},{"key":"10.1016\/j.sysarc.2019.08.002_bib0015","series-title":"2011 3rd International Conference on Computer Research and Development","first-page":"407","article-title":"Energy and thermal aware mapping for mesh-based NoCarchitectures using multi-objective ant colony algorithm","volume":"3","author":"Liu","year":"2011"},{"issue":"10","key":"10.1016\/j.sysarc.2019.08.002_bib0016","doi-asserted-by":"crossref","first-page":"1884","DOI":"10.1109\/TVLSI.2010.2058873","article-title":"Temperature-aware scheduling and assignment for hard real-time applications on MPSoCs","volume":"19","author":"Chantem","year":"2011","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"10.1016\/j.sysarc.2019.08.002_bib0017","series-title":"2013 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS)","first-page":"185","article-title":"Predicting thermal behavior for Temperature management in time-critical multicore systems","author":"Yun","year":"2013"},{"key":"10.1016\/j.sysarc.2019.08.002_bib0018","doi-asserted-by":"crossref","first-page":"155","DOI":"10.1016\/j.jss.2014.09.037","article-title":"Adaptive thermal-aware task scheduling for multi-core systems","volume":"99","author":"Chu","year":"2015","journal-title":"J. Syst. Soft."},{"issue":"3","key":"10.1016\/j.sysarc.2019.08.002_bib0019","doi-asserted-by":"crossref","first-page":"314","DOI":"10.1145\/1555815.1555794","article-title":"Temperature-constrained power control for chip multiprocessors with online model estimation","volume":"37","author":"Wang","year":"2009","journal-title":"SIGARCH Comput. Archit. News"},{"key":"10.1016\/j.sysarc.2019.08.002_bib0020","series-title":"Proceedings of the Conference on Design, Automation and Test in Europe","first-page":"187","article-title":"Neighbor-aware dynamic thermal management for multi-core platform","author":"Liu","year":"2012"},{"issue":"11","key":"10.1016\/j.sysarc.2019.08.002_bib0021","doi-asserted-by":"crossref","first-page":"1677","DOI":"10.1109\/TCAD.2011.2161308","article-title":"Performance optimal online DVFs and task migration techniques for thermally constrained multi-core processors","volume":"30","author":"Hanumaiah","year":"2011","journal-title":"Trans. Comp.-Aided Des. Integr. Cir. Sys."},{"key":"10.1016\/j.sysarc.2019.08.002_bib0022","article-title":"A permanent fault tolerant dynamic task allocation approach for network-on-chip based multicore systems","author":"Paul","year":"2018","journal-title":"J. Syst. Archit."},{"key":"10.1016\/j.sysarc.2019.08.002_bib0023","series-title":"Proceedings of the 2014 IEEE Emerging Technology and Factory Automation (ETFA)","first-page":"1","article-title":"Limiting temperature gradients on many-cores by adaptive reallocation of real-time workloads","author":"Becker","year":"2014"},{"key":"10.1016\/j.sysarc.2019.08.002_bib0024","series-title":"2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","first-page":"217","article-title":"A load balancing inspired optimization framework for exascale multicore systems: A complex networks approach","author":"Xiao","year":"2017"},{"key":"10.1016\/j.sysarc.2019.08.002_bib0025","first-page":"1","article-title":"Self-optimizing and self-programming computing systems: A combined compiler, complex networks, and machine learning approach","author":"Xiao","year":"2019","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"issue":"2","key":"10.1016\/j.sysarc.2019.08.002_bib0026","doi-asserted-by":"crossref","first-page":"302","DOI":"10.1109\/TII.2011.2123902","article-title":"Partitioning real-time applications over multicore reservations","volume":"7","author":"Buttazzo","year":"2011","journal-title":"IEEE Trans. Indus. Inform."},{"issue":"10","key":"10.1016\/j.sysarc.2019.08.002_sbref0027","doi-asserted-by":"crossref","first-page":"2331","DOI":"10.1016\/j.jss.2012.04.050","article-title":"Convex optimization framework for intermediate deadline assignment in soft and hard real-time distributed systems","volume":"85","author":"Lee","year":"2012","journal-title":"J. Syst. Soft."},{"key":"10.1016\/j.sysarc.2019.08.002_bib0028","series-title":"Workshop on Compositional Real-Time Systems","article-title":"Deadline assignment for component-based analysis of real-time transactions","author":"Serreli","year":"2009"},{"key":"10.1016\/j.sysarc.2019.08.002_bib0029","series-title":"Proceedings of the 9th International Symposium on Networks-on-Chip, NOCS 2015, Vancouver, BC, Canada, September 28\u201330, 2015","first-page":"21:1","article-title":"Mathematical modeling and control of multifractal workloads for data-center-on-a-chip optimization","author":"Bogdan","year":"2015"},{"key":"10.1016\/j.sysarc.2019.08.002_bib0030","series-title":"2014 Eighth IEEE\/ACM International Symposium on Networks-on-Chip (NoCS)","first-page":"17","article-title":"An efficient network-on-chip (NoC) based multicore platform for hierarchical parallel genetic algorithms","author":"Xue","year":"2014"},{"issue":"1","key":"10.1016\/j.sysarc.2019.08.002_bib0031","doi-asserted-by":"crossref","first-page":"78","DOI":"10.1109\/TCAD.2009.2034348","article-title":"Run-time task allocation considering user behavior in embedded multiprocessor networks-on-chip","volume":"29","author":"Chou","year":"2010","journal-title":"Comput. Aided Des. Integr. Circ. Syst. IEEE Trans."},{"key":"10.1016\/j.sysarc.2019.08.002_bib0032","series-title":"Proceedings of the Conference on Design, Automation and Test in Europe","first-page":"1232","article-title":"User-aware dynamic task allocation in networks-on-chip","author":"Chou","year":"2008"},{"key":"10.1016\/j.sysarc.2019.08.002_bib0033","series-title":"Digital System Design, Architectures, Methods and Tools, 2009. DSD \u201909. 12th Euromicro Conference on","first-page":"133","article-title":"Mapping algorithms for NoC-based heterogeneous MPSoCplatforms","author":"Singh","year":"2009"},{"issue":"7","key":"10.1016\/j.sysarc.2019.08.002_bib0034","doi-asserted-by":"crossref","first-page":"242","DOI":"10.1016\/j.sysarc.2010.04.007","article-title":"Communication-aware heuristics for run-time task mapping on NoC-based MPSoC platforms","volume":"56","author":"Singh","year":"2010","journal-title":"J. Syst. Archit."},{"issue":"7","key":"10.1016\/j.sysarc.2019.08.002_bib0035","doi-asserted-by":"crossref","first-page":"293","DOI":"10.1016\/j.sysarc.2015.06.001","article-title":"Dynamic task mapping for network-on-chip based systems","volume":"61","author":"Maqsood","year":"2015","journal-title":"J. Syst. Archit."},{"issue":"13","key":"10.1016\/j.sysarc.2019.08.002_bib0036","doi-asserted-by":"crossref","first-page":"464","DOI":"10.1587\/elex.5.464","article-title":"DSM: A heuristic dynamic spiral mapping algorithm for network on chip","volume":"5","author":"Mehran","year":"2008","journal-title":"IEICE Electron. Express"},{"key":"10.1016\/j.sysarc.2019.08.002_bib0037","series-title":"2008 45th ACM\/IEEE Design Automation Conference","first-page":"760","article-title":"Adam: Run-time agent-based distributed application mapping for on-chip communication","author":"Faruque","year":"2008"},{"key":"10.1016\/j.sysarc.2019.08.002_bib0038","series-title":"2014 International Conference on Parallel, Distributed and Grid Computing","first-page":"274","article-title":"Thermal variance-aware application mapping for mesh based network-on-chip design using kernighan-lin partitioning","author":"Manna","year":"2014"},{"key":"10.1016\/j.sysarc.2019.08.002_bib0039","series-title":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","first-page":"2603","article-title":"Temperature-aware task scheduling heuristics on network-on-chips","author":"Cao","year":"2016"},{"key":"10.1016\/j.sysarc.2019.08.002_bib0040","series-title":"2014 Design, Automation Test in Europe Conference Exhibition (DATE)","first-page":"1","article-title":"Temperature aware energy-reliability trade-offs for mapping of throughput-constrained applications on multimedia MPSoCs","author":"Das","year":"2014"},{"issue":"3","key":"10.1016\/j.sysarc.2019.08.002_bib0041","first-page":"8","article-title":"Article: Thermal uniformity-aware application mapping for network-on-chip design","volume":"99","author":"Sahu","year":"2014","journal-title":"Int. J. Comput. Appl."},{"issue":"10","key":"10.1016\/j.sysarc.2019.08.002_bib0042","doi-asserted-by":"crossref","first-page":"1758","DOI":"10.1109\/TVLSI.2011.2162348","article-title":"A multi-agent framework for thermal aware task migration in many-core systems","volume":"20","author":"Ge","year":"2012","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"10.1016\/j.sysarc.2019.08.002_bib0043","series-title":"IEEE International Symposium on Circuits and Systems, ISCAS 2016, Montr\u00e9al, QC, Canada, May 22\u201325, 2016","first-page":"2603","article-title":"Temperature-aware task scheduling heuristics on network-on-chips","author":"Cao","year":"2016"},{"key":"10.1016\/j.sysarc.2019.08.002_bib0044","series-title":"2010 International Conference on Energy Aware Computing","first-page":"1","article-title":"Temperature-aware adaptive task-mapping targeting uniform thermal distribution in MPSoC platforms","author":"Sarhan","year":"2010"},{"issue":"4","key":"10.1016\/j.sysarc.2019.08.002_bib0045","doi-asserted-by":"crossref","first-page":"108:1","DOI":"10.1145\/3055512","article-title":"Fault-tolerant dynamic task mapping and scheduling for network-on-chip-based multicore platform","volume":"16","author":"Chatterjee","year":"2017","journal-title":"ACM Trans. Embed. Comput. Syst."},{"key":"10.1016\/j.sysarc.2019.08.002_bib0046","series-title":"Proceedings HPCA Seventh International Symposium on High-Performance Computer Architecture","first-page":"171","article-title":"Dynamic thermal management for high-performance microprocessors","author":"Brooks","year":"2001"},{"issue":"6","key":"10.1016\/j.sysarc.2019.08.002_bib0047","doi-asserted-by":"crossref","first-page":"711","DOI":"10.1007\/s10836-011-5253-4","article-title":"Calibrating on-chip thermal sensors in integrated circuits: a design-for-calibration approach","volume":"27","author":"Yao","year":"2011","journal-title":"J. Electron. Test."},{"key":"10.1016\/j.sysarc.2019.08.002_bib0048","doi-asserted-by":"crossref","first-page":"34","DOI":"10.1016\/j.sysarc.2018.01.002","article-title":"Task mapping and scheduling for network-on-chip based multi-core platform with transient faults","volume":"83","author":"Chatterjee","year":"2018","journal-title":"J. Syst. Archit."},{"key":"10.1016\/j.sysarc.2019.08.002_bib0049","series-title":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","first-page":"234","article-title":"Energy-aware communication and task scheduling for network-on-chip architectures under real-time constraints","volume":"vol. 1","author":"Marculescu","year":"2004"},{"issue":"12","key":"10.1016\/j.sysarc.2019.08.002_bib0050","doi-asserted-by":"crossref","first-page":"2088","DOI":"10.1109\/TPDS.2011.132","article-title":"On task allocation and scheduling for lifetime extension of platform-based MPSoC designs","volume":"22","author":"Huang","year":"2011","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"year":"2007","series-title":"Task Scheduling for Parallel Systems (Wiley Series on Parallel and Distributed Computing)","author":"Sinnen","key":"10.1016\/j.sysarc.2019.08.002_bib0051"},{"year":"2003","series-title":"Principles and Practices of Interconnection Networks","author":"Dally","key":"10.1016\/j.sysarc.2019.08.002_bib0052"},{"key":"10.1016\/j.sysarc.2019.08.002_bib0053","series-title":"2014 IEEE 28th International Parallel and Distributed Processing Symposium","first-page":"872","article-title":"Balancing on-chip network latency in multi-application mapping for chip-multiprocessors","author":"Zhu","year":"2014"},{"issue":"1","key":"10.1016\/j.sysarc.2019.08.002_bib0054","first-page":"3:1","article-title":"Dynamic task mapping with congestion speculation for reconfigurable network-on-chip","volume":"10","author":"Chao","year":"2016","journal-title":"ACM Trans. Reconfig. Technol. Syst."},{"key":"10.1016\/j.sysarc.2019.08.002_bib0055","series-title":"System-on-Chip, 2008. SOC 2008. International Symposium on","first-page":"1","article-title":"Congestion-aware task mapping in heterogeneous MPSoCs","author":"Carvalho","year":"2008"},{"key":"10.1016\/j.sysarc.2019.08.002_bib0056","series-title":"2011IEEE 10th International Conference on Trust, Security and Privacy in Computing and Communications","first-page":"1083","article-title":"Thermal-aware scheduling of critical applications using job migration and power-gating on multi-core chips","author":"Yun","year":"2011"},{"key":"10.1016\/j.sysarc.2019.08.002_bib0057","series-title":"Proceedings of the 23rd IEEE International Symposium on Rapid System Prototyping, RSP 2012, Tampere, Finland, October 11\u201312, 2012","first-page":"149","article-title":"Fault-aware task re-mapping for throughput constrained multimedia applications on NoC-based MPSoCs","author":"Das","year":"2012"},{"key":"10.1016\/j.sysarc.2019.08.002_bib0058","series-title":"Proceedings of the 6th International Workshop on Hardware\/Software Codesign","first-page":"97","article-title":"Tgff: task graphs for free","author":"Dick","year":"1998"},{"issue":"1","key":"10.1016\/j.sysarc.2019.08.002_bib0059","doi-asserted-by":"crossref","first-page":"5:1","DOI":"10.1145\/2445572.2445577","article-title":"The MCPAT framework for multicore and manycore architectures: Simultaneously modeling power, area, and timing","volume":"10","author":"Li","year":"2013","journal-title":"ACM Trans. Archit. Code Optim."},{"issue":"5","key":"10.1016\/j.sysarc.2019.08.002_bib0060","doi-asserted-by":"crossref","first-page":"501","DOI":"10.1109\/TVLSI.2006.876103","article-title":"Hotspot: a compact thermal modeling methodology for early-stage vlsi design","volume":"14","author":"Huang","year":"2006","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"10.1016\/j.sysarc.2019.08.002_bib0061","series-title":"Design, Automation Test in Europe Conference Exhibition, 2009. DATE \u201909.","first-page":"423","article-title":"Orion 2.0: A fast and accurate NoC power and area model for early-stage design space exploration","author":"Kahng","year":"2009"},{"issue":"1","key":"10.1016\/j.sysarc.2019.08.002_bib0062","first-page":"4:1","article-title":"Cycle-accurate network on chip simulation with noxim","volume":"27","author":"Catania","year":"2016","journal-title":"ACM Trans. Model. Comput. Simul."},{"key":"10.1016\/j.sysarc.2019.08.002_bib0063","series-title":"2012 IEEE 30th International Conference on Computer Design (ICCD)","first-page":"364","article-title":"Cona: Dynamic application mapping for congestion reduction in many-core systems","author":"Fattah","year":"2012"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/linproxy.fan.workers.dev:443\/https\/api.elsevier.com\/content\/article\/PII:S1383762119300104?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/linproxy.fan.workers.dev:443\/https\/api.elsevier.com\/content\/article\/PII:S1383762119300104?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T13:29:55Z","timestamp":1761312595000},"score":1,"resource":{"primary":{"URL":"https:\/\/linproxy.fan.workers.dev:443\/https\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762119300104"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9]]},"references-count":63,"alternative-id":["S1383762119300104"],"URL":"https:\/\/linproxy.fan.workers.dev:443\/https\/doi.org\/10.1016\/j.sysarc.2019.08.002","relation":{},"ISSN":["1383-7621"],"issn-type":[{"type":"print","value":"1383-7621"}],"subject":[],"published":{"date-parts":[[2019,9]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Dynamic Task Mapping and Scheduling with Temperature-Awareness on Network-on-Chip based Multicore Systems","name":"articletitle","label":"Article Title"},{"value":"Journal of Systems Architecture","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/linproxy.fan.workers.dev:443\/https\/doi.org\/10.1016\/j.sysarc.2019.08.002","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2019 Elsevier B.V. All rights reserved.","name":"copyright","label":"Copyright"}]}}