{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:32:19Z","timestamp":1729665139716,"version":"3.28.0"},"reference-count":34,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,12]]},"DOI":"10.1109\/inis.2015.58","type":"proceedings-article","created":{"date-parts":[[2016,3,17]],"date-time":"2016-03-17T16:29:16Z","timestamp":1458232156000},"page":"29-34","source":"Crossref","is-referenced-by-count":6,"title":["Nanoscale Memory Design for Efficient Computation: Trends, Challenges and Opportunity"],"prefix":"10.1109","author":[{"given":"S.K.","family":"Vishvakarma","sequence":"first","affiliation":[]},{"given":"B.S.","family":"Reniwal","sequence":"additional","affiliation":[]},{"given":"V.","family":"Sharma","sequence":"additional","affiliation":[]},{"given":"C.B.","family":"Khuswah","sequence":"additional","affiliation":[]},{"given":"D.","family":"Dwivedi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","first-page":"1","article-title":"Single-Ended Booste-Less (SEBL) 7T Process Tolerant SRAM Design in Sub-Threshold Regime for Ultra-Low Power Applications","author":"kushwah","year":"2015","journal-title":"Circuits Systems & Signal Processing"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2091321"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2014.6838593"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2291064"},{"key":"ref34","first-page":"95","article-title":"Isolated Differential Current Feed\/Mode Sense Amplifier for Small Ieel! SRAM Using FinFET","author":"reniwal","year":"0","journal-title":"Proc Great Lakes Symp VLSI (GLSVLSI)"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"873","DOI":"10.1109\/TCSII.2012.2231020","article-title":"A 40-nm Sub-Threshold 5T SRAM Bit Cell With Improved Read and Write Stability","volume":"59","author":"ternan","year":"2012","journal-title":"IEEE Transactions on Circuits and Systems II Express Briefs"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048496"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897148"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2278201"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2011972"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2253412"},{"key":"ref16","first-page":"1","article-title":"A Single-Ended with Dynamic Feedback Control 8T Sub-Threshold SRAM Cell","author":"khuswah","year":"0","journal-title":"IEEE Trans Very Large Scale Integration (VLSI) Syst"},{"key":"ref17","first-page":"1","article-title":"An Ultra-Low-Power 9T SRAM Cell Based on Threshold Voltage Techniques","author":"moghaddam","year":"2015","journal-title":"Circuits Systems & Signal Processing"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2169678"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2278201"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/4.962297"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"2713","DOI":"10.1109\/JSSC.2011.2164009","article-title":"A 250mV 8 kb 40nm Ultra-Low Power 9T supply feedback SRAM (SF-SRAM)","volume":"46","author":"ternan","year":"2011","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2039949"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2178046"},{"key":"ref6","doi-asserted-by":"crossref","DOI":"10.1109\/TED.2014.2321295","article-title":"An 8T Low-Voltage and Low-Leakage Half-Selection Disturb-Free SRAM Using Bulk-CMOS and FinFETs","volume":"61","author":"pasandi","year":"2014","journal-title":"IEEE Trans Elect Devices"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.840985"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2289411"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908005"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2102571"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2158863"},{"key":"ref9","first-page":"241","article-title":"An 8T subthreshold SRAM cell utilizing reverse short channel effect for write margin and read performance improvement","author":"tae-hyoung","year":"2007","journal-title":"Proc IEEE CICC"},{"year":"2013","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2252031"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2274888"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2280310"},{"key":"ref24","first-page":"260","article-title":"A 0.13 m 64 Mb multi-layered conductive metal-oxide memory","author":"chevallier","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref23","first-page":"2338","article-title":"Compact Measurement Schemes for Bit-Line Swing, Sense Amplifier Offset Voltage, and Word-Line Pulse Width to Characterize Sensing Tolerance Margin in a 40 nm Fully Functional Embedded SRAM","volume":"47","author":"yen-huei","year":"2012","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.2001965"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006439"}],"event":{"name":"2015 IEEE International Symposium on Nanoelectronic and Information Systems (iNIS)","start":{"date-parts":[[2015,12,21]]},"location":"Indore, India","end":{"date-parts":[[2015,12,23]]}},"container-title":["2015 IEEE International Symposium on Nanoelectronic and Information Systems"],"original-title":[],"link":[{"URL":"https:\/\/linproxy.fan.workers.dev:443\/http\/xplorestaging.ieee.org\/ielx7\/7434373\/7434375\/07434393.pdf?arnumber=7434393","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,15]],"date-time":"2022-06-15T07:40:41Z","timestamp":1655278841000},"score":1,"resource":{"primary":{"URL":"https:\/\/linproxy.fan.workers.dev:443\/http\/ieeexplore.ieee.org\/document\/7434393\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12]]},"references-count":34,"URL":"https:\/\/linproxy.fan.workers.dev:443\/https\/doi.org\/10.1109\/inis.2015.58","relation":{},"subject":[],"published":{"date-parts":[[2015,12]]}}}