{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,4]],"date-time":"2026-04-04T06:13:12Z","timestamp":1775283192383,"version":"3.50.1"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2005,5,1]],"date-time":"2005-05-01T00:00:00Z","timestamp":1114905600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/linproxy.fan.workers.dev:443\/https\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test. Comput."],"published-print":{"date-parts":[[2005,5]]},"DOI":"10.1109\/mdt.2005.104","type":"journal-article","created":{"date-parts":[[2005,9,26]],"date-time":"2005-09-26T19:54:04Z","timestamp":1127764444000},"page":"434-442","source":"Crossref","is-referenced-by-count":263,"title":["Analysis of Error Recovery Schemes for Networks on Chips"],"prefix":"10.1109","volume":"22","author":[{"given":"S.","family":"Murali","sequence":"first","affiliation":[]},{"given":"T.","family":"Theocharides","sequence":"additional","affiliation":[]},{"given":"N.","family":"Vijaykrishnan","sequence":"additional","affiliation":[]},{"given":"M.J.","family":"Irwin","sequence":"additional","affiliation":[]},{"given":"L.","family":"Benini","sequence":"additional","affiliation":[]},{"given":"G.","family":"De Micheli","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"s2ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2003.1183347"},{"key":"s2ref2","doi-asserted-by":"publisher","DOI":"10.1145\/581199.581221"},{"key":"s2ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268834"},{"key":"s2ref4","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996600"},{"key":"s2ref5","doi-asserted-by":"publisher","DOI":"10.1109\/92.863617"},{"key":"s2ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998256"},{"key":"s2ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240952"},{"key":"s2ref8","volume-title":"The Nostrum Backbone"},{"key":"s2ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CODESS.2003.1275281"},{"key":"s2ref10","doi-asserted-by":"publisher","DOI":"10.1145\/988952.988964"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/82.644047"},{"key":"ref2","article-title":"The Nostrum Backbone"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253633"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2000.840047"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/92.863617"},{"key":"ref7","volume-title":"Principles and Practices of Interconnection Networks","author":"Dally","year":"2003"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253187"},{"key":"ref9","article-title":"Robust System Design from Unreliable Components","author":"Mitra"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998256"}],"container-title":["IEEE Design and Test of Computers"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/linproxy.fan.workers.dev:443\/http\/xplorestaging.ieee.org\/ielx5\/54\/32372\/01511975.pdf?arnumber=1511975","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,17]],"date-time":"2025-03-17T05:11:53Z","timestamp":1742188313000},"score":1,"resource":{"primary":{"URL":"https:\/\/linproxy.fan.workers.dev:443\/http\/ieeexplore.ieee.org\/document\/1511975\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,5]]},"references-count":20,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2005,5]]}},"URL":"https:\/\/linproxy.fan.workers.dev:443\/https\/doi.org\/10.1109\/mdt.2005.104","relation":{},"ISSN":["0740-7475"],"issn-type":[{"value":"0740-7475","type":"print"}],"subject":[],"published":{"date-parts":[[2005,5]]}}}