{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T16:37:29Z","timestamp":1772642249327,"version":"3.50.1"},"reference-count":200,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,10,1]],"date-time":"2022-10-01T00:00:00Z","timestamp":1664582400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/linproxy.fan.workers.dev:443\/https\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,10,1]],"date-time":"2022-10-01T00:00:00Z","timestamp":1664582400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/linproxy.fan.workers.dev:443\/https\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,10]]},"DOI":"10.1109\/micro56248.2022.00063","type":"proceedings-article","created":{"date-parts":[[2022,11,3]],"date-time":"2022-11-03T23:27:51Z","timestamp":1667518071000},"page":"835-850","source":"Crossref","is-referenced-by-count":19,"title":["AgileWatts: An Energy-Efficient CPU Core Idle-State Architecture for Latency-Sensitive Server Applications"],"prefix":"10.1109","author":[{"given":"Jawad Haj","family":"Yahya","sequence":"first","affiliation":[{"name":"Rivos Inc., Mountain View,California,United States"}]},{"given":"Haris","family":"Volos","sequence":"additional","affiliation":[{"name":"University of Cyprus,Computer Architecture Laboratory,Department of Computer Science"}]},{"given":"Davide B.","family":"Bartolini","sequence":"additional","affiliation":[{"name":"Computing Systems Lab, Huawei Zurich Research Center"}]},{"given":"Georgia","family":"Antoniou","sequence":"additional","affiliation":[{"name":"University of Cyprus,Computer Architecture Laboratory,Department of Computer Science"}]},{"given":"Jeremie S.","family":"Kim","sequence":"additional","affiliation":[{"name":"ETH Zurich,Department of Information Technology and Electrical Engineering,Switzerland"}]},{"given":"Zhe","family":"Wang","sequence":"additional","affiliation":[{"name":"Computing Systems Lab, Huawei Zurich Research Center"}]},{"given":"Kleovoulos","family":"Kalaitzidis","sequence":"additional","affiliation":[{"name":"Computing Systems Lab, Huawei Zurich Research Center"}]},{"given":"Tom","family":"Rollet","sequence":"additional","affiliation":[{"name":"Computing Systems Lab, Huawei Zurich Research Center"}]},{"given":"Zhirui","family":"Chen","sequence":"additional","affiliation":[{"name":"Computing Systems Lab, Huawei Zurich Research Center"}]},{"given":"Ye","family":"Geng","sequence":"additional","affiliation":[{"name":"Computing Systems Lab, Huawei Zurich Research Center"}]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[{"name":"ETH Zurich,Department of Information Technology and Electrical Engineering,Switzerland"}]},{"given":"Yiannakis","family":"Sazeides","sequence":"additional","affiliation":[{"name":"University of Cyprus,Computer Architecture Laboratory,Department of Computer Science"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3015146"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-01761-2"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3132747.3132780"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00032"},{"key":"ref5","article-title":"Taming the Killer Microsecond","author":"Cho","year":"2018","journal-title":"MICRO"},{"key":"ref6","article-title":"On Micro-Services Architecture","author":"Dmitry","year":"2014","journal-title":"INJOIT"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4302-6638-9_2"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-10-8554-3_1"},{"key":"ref9","article-title":"AgileP-kgC: An Agile System Idle State Architecture for Energy Proportional Datacenter Severs","author":"Antoniou","year":"2022","journal-title":"arXiv preprint arXiv:2204.10466"},{"key":"ref10","volume-title":"CPU Idle Time Management","year":"2022"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333745"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/s00450-014-0270-z"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCS48598.2019.9188239"},{"key":"ref14","volume-title":"Intel Atom Processors Z5xx Series","year":"2010"},{"key":"ref15","volume-title":"Intel Idle driver for Linux","year":"2022"},{"key":"ref16","article-title":"CARB: A C -state Power Management Arbiter for Latency-critical Workloads","author":"Zhan","year":"2016","journal-title":"CAL"},{"key":"ref17","volume-title":"Skylake (server)-Microarchitectures-Intel online","year":"2021"},{"key":"ref18","article-title":"Intel Xeon Scalable Processor Architecture Deep Dive","volume-title":"Intel Press Workshops","author":"Kumar"},{"key":"ref19","volume-title":"The Microsoft Surface Pro (2017) Review: Evaluation","year":"2020"},{"key":"ref20","volume-title":"MobileMark 2014","year":"2019"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2010.2079430"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2685551"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00029"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00057"},{"key":"ref25","article-title":"BurstLink: Techniques for Energy-Efficient Video Display for Conventional and Virtual Reality Systems","author":"Haj-Yahya","year":"2021","journal-title":"MICRO"},{"key":"ref26","article-title":"4. 114nm 6th -generation Core Processor SoC with Low Power Consumption and Improved Performance","author":"Fayneh","year":"2016","journal-title":"ISSCC"},{"key":"ref27","year":"2020","journal-title":"AMD vs Intel Market Share"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853237"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508269"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2011.37"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2934583.2934616"},{"key":"ref32","volume-title":"Diagram for Skylake-SP core","year":"2019"},{"key":"ref33","article-title":"Technology Insight: Intel\u2019s Next Generation Microarchitecture Code Name Skylake","author":"Mandelblat","year":"2015","journal-title":"Intel DeveloperForum, San Francisco"},{"key":"ref34","article-title":"Intel AVX-512 Instructions","author":"Reinders","year":"2017","journal-title":"Intel Sofl)vare Developer Zone, hn"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00081"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310170"},{"key":"ref37","article-title":"FIVR-Fully integrated voltage regulators on 4th generation IntelO CoreTm SoCs","author":"Burton","year":"2014","journal-title":"APEC"},{"key":"ref38","article-title":"Broadwell: A Family ofIA 14nm Processors","author":"Nalamalpu","year":"2015","journal-title":"VLSI Circuits"},{"key":"ref39","volume-title":"Icelake, 10th Generation Intel\u00ae CoreTM Processor Families","year":"2019"},{"key":"ref40","article-title":"Power Management Architecture of the 2nd Generation IntelO Core Microarchitecture, Formerly Codenamed Sandy Bridge","author":"Rotem","year":"2011","journal-title":"HotChips"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2019.8697544"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870256"},{"key":"ref43","article-title":"Zen: An Energy-Efficient High-Performance \u2013 x86 Core","author":"Singh","year":"2018","journal-title":"ffSSC"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2873584"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310173"},{"key":"ref46","article-title":"5.2 distributed system of digitally controlled micro-regulators enabling per-core DVFS for the POWER8 TM microprocessor","author":"Toprak-Deniz","year":"2014","journal-title":"ISSCC"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013249"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00089"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2257923"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-4271-4_6"},{"key":"ref51","article-title":"Design and Implementation of Fine-grain Power Gating with Ground Bounce Suppression","author":"Usami","year":"2009","journal-title":"VLSI Design"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.102"},{"key":"ref53","article-title":"Improved Power Gating Technique for Leakage Power Reduction","author":"Abba","year":"2014","journal-title":"IffES"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-6101-9_10"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810280"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333711"},{"key":"ref57","doi-asserted-by":"crossref","DOI":"10.1007\/978-981-10-8554-3","volume-title":"EnergyEfficientHigh Performance Processors: Recenr Approaches for Designing Green High Performance Computing","author":"Haj-Yahya","year":"2018"},{"key":"ref58","volume-title":"IntelO xeon\u00ae processor e7-8800\/4800\/2800 v2 product family","author":"One","year":"2014"},{"key":"ref59","article-title":"Power management of the third gen-848 eration Intel Core micro architecture formerly codenamed Ivy Bridge","author":"Jahagirdar","year":"2012","journal-title":"HotChips"},{"key":"ref60","volume-title":"Tick tock on the rocks: Intel delays 10nm, adds 3rd gen 14nm core product kaby lake","author":"Howse","year":"2015"},{"key":"ref61","article-title":"A sub-2 W low power IA processor for Mobile Internet Devices in 45 nm High-k Metal Gate CMOS","author":"Gerosa","year":"2008","journal-title":"ffSSC"},{"key":"ref62","volume-title":"Method and Apparatus for a Zero Voltage Processor Sleep State","author":"Jahagirdar","year":"2012"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2002.1167534"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2004.1329362"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea11030035"},{"key":"ref66","article-title":"P6 Microcode can be Patched","volume-title":"Microprocessor Report","author":"Gwennap","year":"1997"},{"key":"ref67","volume-title":"Undocumented X86 Instructions to Control The CPU at the Microarchitecture Level in Modern Intel Processors","author":"Ermolov","year":"2021"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.22"},{"key":"ref69","article-title":"Comparing Cache Architectures and Coherency Protocols on x86\u201364 Multicore SMP Systems","author":"Hackenberg","year":"2009","journal-title":"MICRO"},{"key":"ref70","article-title":"An Energy Efficient 32-nm 20-MB Shared on-die L3 cache for IntelO XeonO processor E5 family","author":"Huang","year":"2013","journal-title":"ffSSC"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1145\/545214.545232"},{"key":"ref72","article-title":"A 22nm2.5 MB Slice on-die L3 Cache for the Next Generation Xeo\u00ae Processor","author":"Chen","year":"2013","journal-title":"VLSI Circuits"},{"key":"ref73","article-title":"5.4 Ivytown: A 22nm15 -core Enterprise XeonO Processor Family","author":"Rusu","year":"2014","journal-title":"ISSCC"},{"key":"ref74","article-title":"A 22 nm 15-core Enterprise XeonOR Processor Family","author":"Rusu","year":"2014","journal-title":"ffSSC"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.12"},{"key":"ref76","volume-title":"Low power Methodology Manual: for System-on-chip Design","author":"Flynn","year":"2007"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485924"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1145\/3018112"},{"key":"ref79","article-title":"Postsilicon Voltage Guard-band Reduction in a 22 nm Graphics Execution Core using Adaptive Voltage Scaling and Dynamic Power Gating","author":"Cho","year":"2016","journal-title":"ffSSC"},{"key":"ref80","article-title":"Voltage Smoothing: Characterizing and Mitigating Voltage Noise in Production Processors Via Software-guided Thread scheduling","author":"Reddi","year":"2010","journal-title":"MICRO"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446061"},{"key":"ref82","article-title":"Quantifying the Relationship Between the Power Delivery Network and Architectural Policies in a 3D -stacked Memory Device","author":"Shevgoor","year":"2013","journal-title":"MICRO"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995694"},{"key":"ref84","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658654"},{"key":"ref85","doi-asserted-by":"publisher","DOI":"10.1145\/2685393"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056030"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798233"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337188"},{"key":"ref89","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450515"},{"key":"ref90","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2021.3065690"},{"key":"ref91","article-title":"FlexWatts: A Power-and Workload-Aware Hybrid Power Delivery Network for Energy-Efficient Microprocessors","author":"Haj-Yahya","year":"2020","journal-title":"MICRO"},{"key":"ref92","doi-asserted-by":"publisher","DOI":"10.1109\/SaPIW.2016.7496291"},{"key":"ref93","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5434076"},{"key":"ref94","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927203"},{"key":"ref95","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320938"},{"key":"ref96","article-title":"Reprogrammable Redundancy for SRAM-Based Cache Vmin Reduction in a 28-nm RISC-V Processor","author":"Zimmer","year":"2017","journal-title":"ffSSC"},{"key":"ref97","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942064"},{"key":"ref98","volume-title":"Presentation of: A 22nm2.5MB slice on-die L3 cache for the next generation Xeon\u00ae Processor","author":"Chen","year":"2013"},{"key":"ref99","article-title":"Chip Power Scaling in Recent CMOS Technology Nodes","author":"Shahidi","year":"2018","journal-title":"IEEE Access"},{"key":"ref100","article-title":"Dual-Mode Low-Drop-Out Regulator\/Power Gate With Linear and On-Off Conduction for Microprocessor Core On-Die Supply Voltages in 14 nm","author":"Luria","year":"2016","journal-title":"ffSSC"},{"key":"ref101","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2530094"},{"key":"ref102","article-title":"MAPG: Memory Access Power Gating","author":"Jeong","year":"2012","journal-title":"DATE"},{"key":"ref103","article-title":"MOSFET Power Losses and How They Affect Power-supply Efficiency","author":"Lakkas","year":"2016","journal-title":"Analog Applications JOurnal"},{"key":"ref104","doi-asserted-by":"publisher","DOI":"10.1145\/3419111.3421298"},{"key":"ref105","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105341"},{"key":"ref106","article-title":"Scalable, sub-lW, sub-10ps Clock Skew, Global Clock Distribution Architecture for IntelO CoreTM i7\/i5\/i3 Microprocessors","author":"Shamanna","year":"2010","journal-title":"VLSI Circuits"},{"key":"ref107","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2021.3096655"},{"key":"ref108","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287664"},{"key":"ref109","article-title":"State-retentive Power Gating of Register Files in Multicore Processors Featuring Multithreaded In-order Cores","author":"Roy","year":"2010","journal-title":"IEEE"},{"key":"ref110","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169033"},{"key":"ref111","article-title":"GPU Register File Virtualization","author":"Jeon","year":"2015","journal-title":"MICRO"},{"key":"ref112","volume-title":"Apple Ml online","year":"2022"},{"key":"ref113","doi-asserted-by":"publisher","DOI":"10.1109\/HCS52781.2021.9567097"},{"key":"ref114","volume-title":"Memcached: A Distributed Memory Object Caching System online","year":"2021"},{"key":"ref115","article-title":"Scaling Memcache at Facebook","author":"Nishtala","year":"2013","journal-title":"NSDI"},{"key":"ref116","article-title":"A large scale analysis of hundreds of in-memory cache clusters at twitter","author":"Yang","year":"2020","journal-title":"OSDI"},{"key":"ref117","volume-title":"Pymemcache: A Comprehensive, Fast, Pure-Python Memcached Client online","year":"2022"},{"key":"ref118","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446700"},{"key":"ref119","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168955"},{"key":"ref120","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485926"},{"key":"ref121","doi-asserted-by":"publisher","DOI":"10.1109\/MIC.2013.80"},{"key":"ref122","volume-title":"Mutilate: High-performance Memcached Load Generator","author":"Leverich","year":"2014"},{"key":"ref123","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00026"},{"key":"ref124","article-title":"The Mystery Machine: End-to-end Performance Analysis of Large-Scale Internet Services","author":"Chow","year":"2014","journal-title":"OSDI"},{"key":"ref125","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.13"},{"key":"ref126","doi-asserted-by":"publisher","DOI":"10.1145\/2806777.2806848"},{"key":"ref127","doi-asserted-by":"publisher","DOI":"10.1109\/ICAC.2019.00031"},{"key":"ref128","article-title":"\u00bc Tune: Auto-Tuned Threading for OLDI Microservices","author":"Sriraman","year":"2018","journal-title":"OSDI"},{"key":"ref129","doi-asserted-by":"publisher","DOI":"10.1145\/3054742"},{"key":"ref130","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056039"},{"key":"ref131","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2018.8573515"},{"key":"ref132","doi-asserted-by":"publisher","DOI":"10.1145\/2670979.2670988"},{"key":"ref133","article-title":"Kafka: A Distributed messaging system for log processing","author":"Kreps","year":"2011","journal-title":"NetDB"},{"key":"ref134","volume-title":"Intel Xeon Silver 4114 Processor online","year":"2021"},{"key":"ref135","doi-asserted-by":"publisher","DOI":"10.1145\/2254756.2254766"},{"key":"ref136","article-title":"Rubik: Fast Analytical Power Management for Latency-critical Systems","author":"Kasture","year":"2015","journal-title":"MICRO"},{"key":"ref137","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2014.6983037"},{"key":"ref138","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250665"},{"key":"ref139","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00037"},{"key":"ref140","doi-asserted-by":"publisher","DOI":"10.1016\/j.apenergy.2020.114806"},{"key":"ref141","doi-asserted-by":"publisher","DOI":"10.1007\/s12053-018-9753-2"},{"key":"ref142","volume-title":"6th Generation IntelOR Processor for U\/Y -Platforms Datasheet 2020"},{"key":"ref143","volume-title":"Intel 64 and IA-32 Architectures Software Developer\u2019s Manual Volume 3A, 3B, and 3C online","year":"2019"},{"key":"ref144","volume-title":"Performance Scalability Prediction","author":"Yasin","year":"2017"},{"key":"ref145","article-title":"DOEE: Dynamic optimization Framework for Better Energy Efficiency","author":"Haj-Yihia","year":"2015","journal-title":"HiPC"},{"key":"ref146","doi-asserted-by":"publisher","DOI":"10.1145\/3369383"},{"key":"ref147","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2009.84"},{"key":"ref148","year":"2021","journal-title":"Nginx Official Website online"},{"key":"ref149","volume-title":"Performance Tuning Guide for Cisco UCS M5 Servers - White Paper","year":"2021"},{"key":"ref150","volume-title":"BIOS Performance and Power Tuning Guidelines for Dell PowerEdge 12th Generation Servers","year":"2021"},{"key":"ref151","volume-title":"Tuning UEFI Settings for Performance and Energy Efficiency on Intel Xeon Scalable Processor-Based ThinkSystem Servers","year":"2021"},{"key":"ref152","doi-asserted-by":"publisher","DOI":"10.1109\/THERMINIC.2013.6675226"},{"key":"ref153","article-title":"Intel Architecture, Code Name Skylake Deep Dive: A New Architecture to Manage Power Performance and Energy Efficiency","author":"Rotem","year":"2015","journal-title":"IDF"},{"key":"ref154","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00055"},{"key":"ref155","doi-asserted-by":"publisher","DOI":"10.1145\/3370748.3406573"},{"key":"ref156","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169031"},{"key":"ref157","doi-asserted-by":"publisher","DOI":"10.1145\/2451116.2451135"},{"key":"ref158","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.76"},{"key":"ref159","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.51"},{"key":"ref160","article-title":"NMAP: Power Management Based on Network Packet Processing Mode Transition for Latency-Critical Workloads","author":"Kang","year":"2021","journal-title":"MICRO"},{"key":"ref161","doi-asserted-by":"publisher","DOI":"10.1109\/CPSNA.2015.23"},{"key":"ref162","doi-asserted-by":"publisher","DOI":"10.1145\/2556953"},{"key":"ref163","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2011.17"},{"key":"ref164","article-title":"Energy Aware Race to Halt: A Down to EARtH Approach for Platform energy management","author":"Rotem","year":"2012","journal-title":"CAL"},{"key":"ref165","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.38"},{"key":"ref166","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665719"},{"key":"ref167","doi-asserted-by":"publisher","DOI":"10.1109\/CLOUD.2017.30"},{"key":"ref168","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000103"},{"key":"ref169","article-title":"Understanding and Abstracting Total Data Center Power","author":"Pelley","year":"2009","journal-title":"WEED"},{"key":"ref170","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346289"},{"key":"ref171","doi-asserted-by":"publisher","DOI":"10.1145\/513918.514095"},{"key":"ref172","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903260"},{"key":"ref173","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250699"},{"key":"ref174","doi-asserted-by":"publisher","DOI":"10.1145\/3143314.3078590"},{"key":"ref175","doi-asserted-by":"publisher","DOI":"10.1145\/1998582.1998590"},{"key":"ref176","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950392"},{"key":"ref177","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995927"},{"key":"ref178","article-title":"Coscale: Coordinating CPU and Memory System DVFS in Server Systems","author":"Deng","year":"2012","journal-title":"MICRO"},{"key":"ref179","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088188"},{"key":"ref180","doi-asserted-by":"publisher","DOI":"10.1145\/1275937.1275938"},{"key":"ref181","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872375"},{"key":"ref182","article-title":"Handing DVFS to hardware: Using Power Capping to Control Software Performance","volume-title":"Technical Report","author":"Imes","year":"2018"},{"key":"ref183","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333727"},{"key":"ref184","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1196112"},{"key":"ref185","doi-asserted-by":"publisher","DOI":"10.1145\/2465351.2465367"},{"key":"ref186","article-title":"Knightshift: Scaling the Energy Proportionality Wall Through Server-level Heterogeneity","author":"Wong","year":"2012","journal-title":"MICRO"},{"key":"ref187","doi-asserted-by":"publisher","DOI":"10.1145\/3472883.3487003"},{"key":"ref188","volume-title":"MySQL Workbench online","year":"2022"},{"key":"ref189","volume-title":"Spark-Bench","year":"2022"},{"key":"ref190","volume-title":"Apache Hive online","year":"2022"},{"key":"ref191","article-title":"Benefits and Costs of Power-gating Technique","author":"Jiang","year":"2005","journal-title":"ICCD"},{"key":"ref192","volume-title":"Microservices","author":"Lewis","year":"2022"},{"key":"ref193","volume-title":"Decomposing Twitter: Adventures in Service Oriented Architecture","year":"2022"},{"key":"ref194","volume-title":"DevOps at Amazon: A Look at Our Tools and Processes","year":"2022"},{"key":"ref195","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00055"},{"key":"ref196","volume-title":"Global Petrol Prices, Electricity prices for households","year":"2021"},{"key":"ref197","doi-asserted-by":"publisher","DOI":"10.1109\/Cluster48925.2021.00087"},{"key":"ref198","volume-title":"AMD EPYC 7313P Energy Consumption Test"},{"key":"ref199","volume-title":"Tuning UEFI Settings for Performance and Energy Efficiency on AMD Processor-Based ThinkSystem Servers"},{"key":"ref200","volume-title":"Performance Tuning for Cisco UCS C225 M6 and C245 M6 Rack Servers with 3rd Gen AMD EPYC"}],"event":{"name":"2022 55th IEEE\/ACM International Symposium on Microarchitecture (MICRO)","location":"Chicago, IL, USA","start":{"date-parts":[[2022,10,1]]},"end":{"date-parts":[[2022,10,5]]}},"container-title":["2022 55th IEEE\/ACM International Symposium on Microarchitecture (MICRO)"],"original-title":[],"link":[{"URL":"https:\/\/linproxy.fan.workers.dev:443\/http\/xplorestaging.ieee.org\/ielx7\/9923754\/9923780\/09923886.pdf?arnumber=9923886","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T06:34:33Z","timestamp":1706078073000},"score":1,"resource":{"primary":{"URL":"https:\/\/linproxy.fan.workers.dev:443\/https\/ieeexplore.ieee.org\/document\/9923886\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10]]},"references-count":200,"URL":"https:\/\/linproxy.fan.workers.dev:443\/https\/doi.org\/10.1109\/micro56248.2022.00063","relation":{},"subject":[],"published":{"date-parts":[[2022,10]]}}}