{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T09:30:43Z","timestamp":1769160643046,"version":"3.49.0"},"reference-count":99,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2024,11,19]],"date-time":"2024-11-19T00:00:00Z","timestamp":1731974400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/linproxy.fan.workers.dev:443\/https\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"European Union\u2019s Horizon 2020 research and innovation programme under Marie Sk\u0142odowska-Curie","award":["101029391"],"award-info":[{"award-number":["101029391"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2024,12,31]]},"abstract":"<jats:p>Latency-critical applications running in modern datacenters exhibit irregular request arrival patterns and are implemented using multiple services with strict latency requirements (30\u2013250\u03bcs). These characteristics render existing energy-saving idle CPU sleep states ineffective due to the performance overhead caused by the state\u2019s transition latency. Besides the state transition latency, another important contributor to the performance overhead of sleep states is the cold-start latency, or in other words, the time required to warm up the microarchitectural state (e.g., cache contents, branch predictor metadata) that is flushed or discarded when transitioning to a lower-power state. Both the transition latency and cold-start latency can be particularly detrimental to the performance of latency critical applications with short execution times. While prior work focuses on mitigating the effects of transition and cold-start latency by optimizing request scheduling, in this work we propose a redesign of the core C-state architecture for latency-critical applications. In particular, we introduce C6Awarm, a new Agile core C-state that drastically reduces the performance overhead caused by idle sleep state transition latency and cold-start latency while maintaining significant energy savings. C6Awarm achieves its goals by (1) implementing medium-grained power gating, (2) preserving the microarchitectural state of the core, and (3) keeping the clock generator and PLL active and locked. Our analysis for a set of microservices based on an Intel Skylake server shows that C6Awarm manages to reduce the energy consumption by up to 70% with limited performance degradation (at most 2%).<\/jats:p>","DOI":"10.1145\/3674734","type":"journal-article","created":{"date-parts":[[2024,7,2]],"date-time":"2024-07-02T11:10:11Z","timestamp":1719918611000},"page":"1-26","update-policy":"https:\/\/linproxy.fan.workers.dev:443\/https\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Agile C-states: A Core C-state Architecture for Latency Critical Applications Optimizing both Transition and Cold-Start Latency"],"prefix":"10.1145","volume":"21","author":[{"ORCID":"https:\/\/linproxy.fan.workers.dev:443\/https\/orcid.org\/0009-0000-9027-2031","authenticated-orcid":false,"given":"Georgia","family":"Antoniou","sequence":"first","affiliation":[{"name":"Computer Science, University of Cyprus, Nicosia, Cyprus"}]},{"ORCID":"https:\/\/linproxy.fan.workers.dev:443\/https\/orcid.org\/0009-0009-0212-2224","authenticated-orcid":false,"given":"Davide","family":"Bartolini","sequence":"additional","affiliation":[{"name":"Computing Systems Lab, Zurich Research Center, Huawei Technologies Switzerland AG, Zurich, Switzerland"}]},{"ORCID":"https:\/\/linproxy.fan.workers.dev:443\/https\/orcid.org\/0000-0002-3777-0012","authenticated-orcid":false,"given":"Haris","family":"Volos","sequence":"additional","affiliation":[{"name":"Computer Science, University of Cyprus, Nicosia, Cyprus"}]},{"ORCID":"https:\/\/linproxy.fan.workers.dev:443\/https\/orcid.org\/0009-0009-8877-8581","authenticated-orcid":false,"given":"Marios","family":"Kleanthous","sequence":"additional","affiliation":[{"name":"Computer Science, University of Cyprus, Nicosia, Cyprus"}]},{"ORCID":"https:\/\/linproxy.fan.workers.dev:443\/https\/orcid.org\/0009-0006-6327-6436","authenticated-orcid":false,"given":"Zhe","family":"Wang","sequence":"additional","affiliation":[{"name":"Computing Systems Lab, Zurich Research Center, Huawei Technologies Switzerland AG, Zurich, Switzerland"}]},{"ORCID":"https:\/\/linproxy.fan.workers.dev:443\/https\/orcid.org\/0000-0003-0712-3786","authenticated-orcid":false,"given":"Kleovoulos","family":"Kalaitzidis","sequence":"additional","affiliation":[{"name":"Computing Systems Lab, Zurich Research Center, Huawei Technologies Switzerland AG, Zurich, Switzerland"}]},{"ORCID":"https:\/\/linproxy.fan.workers.dev:443\/https\/orcid.org\/0009-0006-8909-2731","authenticated-orcid":false,"given":"Tom","family":"Rollet","sequence":"additional","affiliation":[{"name":"Computing Systems Lab, Zurich Research Center, Huawei Technologies Switzerland AG, Zurich, Switzerland"}]},{"ORCID":"https:\/\/linproxy.fan.workers.dev:443\/https\/orcid.org\/0009-0001-9053-9346","authenticated-orcid":false,"given":"Ziwei","family":"Li","sequence":"additional","affiliation":[{"name":"Huawei Technologies Co Ltd, Shenzhen, China"}]},{"ORCID":"https:\/\/linproxy.fan.workers.dev:443\/https\/orcid.org\/0000-0002-0075-2312","authenticated-orcid":false,"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[{"name":"Information Technology and Electrical Engineering, ETH Zurich, Zurich, Switzerland"}]},{"ORCID":"https:\/\/linproxy.fan.workers.dev:443\/https\/orcid.org\/0000-0002-2624-3647","authenticated-orcid":false,"given":"Yiannakis","family":"Sazeides","sequence":"additional","affiliation":[{"name":"Computer Science, University of Cyprus, Nicosia, Cyprus"}]},{"ORCID":"https:\/\/linproxy.fan.workers.dev:443\/https\/orcid.org\/0000-0003-2911-0329","authenticated-orcid":false,"given":"Jawad","family":"Haj Yahya","sequence":"additional","affiliation":[{"name":"Rivos Inc, Mountain View, California, USA"}]}],"member":"320","published-online":{"date-parts":[[2024,11,19]]},"reference":[{"key":"e_1_3_3_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810280"},{"key":"e_1_3_3_3_2","article-title":"IdlePower: Application-aware management of processor idle states","author":"Amur Hrishikesh","year":"2008","unstructured":"Hrishikesh Amur, Ripal Nathuji, Mrinmoy Ghosh, Karsten Schwan, and Hsien-Hsin Lee. 2008. IdlePower: Application-aware management of processor idle states. In Proceedings of the Workshop on Managed Many-Core Systems (MMCS\u201908).","journal-title":"Proceedings of the Workshop on Managed Many-Core Systems (MMCS\u201908)."},{"key":"e_1_3_3_4_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00065"},{"key":"e_1_3_3_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056047"},{"key":"e_1_3_3_6_2","volume-title":"Proceedings of the 11th ACM Symposium on Cloud Computing (SoCC\u201920)","author":"Asyabi Esmail","year":"2020","unstructured":"Esmail Asyabi, Azer Bestavros, Erfan Sharafzadeh, and Timothy Zhu. 2020. Peafowl: In-application CPU scheduling to reduce power consumption of in-memory key-value stores. In Proceedings of the 11th ACM Symposium on Cloud Computing (SoCC\u201920). ACM, New York, NY, USA."},{"key":"e_1_3_3_7_2","doi-asserted-by":"crossref","unstructured":"Berk Atikoglu Yuehai Xu Eitan Frachtenberg Song Jiang and Mike Paleczny. 2012. Workload analysis of a large-scale key-value store. ACM SIGMETRICS Performance Evaluation Review 40 1 (2012) 53\u201364.","DOI":"10.1145\/2318857.2254766"},{"key":"e_1_3_3_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1196112"},{"key":"e_1_3_3_9_2","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4614-4271-4","volume-title":"An ASIC Low Power Primer","author":"Chadha Rakesh","year":"2013","unstructured":"Rakesh Chadha and J. Bhasker. 2013. Architectural techniques for low power. In An ASIC Low Power Primer. Springer, Berlin, Germany."},{"key":"e_1_3_3_10_2","volume-title":"Proceedings of the Symposium on VLSI Circuits","author":"Chen Wei","year":"2013","unstructured":"Wei Chen, Szu-Liang Chen, Siufu Chiu, Raghuraman Ganesan, Venkata Lukka, Wei Wing Mar, and Stefan Rusu. 2013. A 22nm 2.5 MB slice on-die L3 cache for the next generation Xeon\u00ae processor. In Proceedings of the Symposium on VLSI Circuits. IEEE."},{"key":"e_1_3_3_11_2","volume-title":"Proceedings of the 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA\u201919)","author":"Chou Chih-Hsun","year":"2019","unstructured":"Chih-Hsun Chou, Laxmi N. Bhuyan, and Daniel Wong. 2019. \\(\\mu\\) DPM: Dynamic power management for the microsecond era. In Proceedings of the 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA\u201919). IEEE."},{"key":"e_1_3_3_12_2","volume-title":"Proceedings of the 2016 International Symposium on Low Power Electronics and Design (ISLPED\u201916)","author":"Chou Chih-Hsun","year":"2016","unstructured":"Chih-Hsun Chou, Daniel Wong, and Laxmi N. Bhuyan. 2016. DynSleep: Fine-grained power management for a latency-critical data center application. In Proceedings of the 2016 International Symposium on Low Power Electronics and Design (ISLPED\u201916). ACM, New York, NY, USA."},{"key":"e_1_3_3_13_2","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105745"},{"key":"e_1_3_3_14_2","doi-asserted-by":"publisher","DOI":"10.1145\/1998582.1998590"},{"key":"e_1_3_3_15_2","doi-asserted-by":"publisher","DOI":"10.1145\/1961295.1950392"},{"key":"e_1_3_3_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/CLOUD.2015.133"},{"key":"e_1_3_3_17_2","first-page":"1","volume-title":"Proceedings of the USENIX Annual Technical Conference (ATC\u201919)","author":"Duplyakin Dmitry","year":"2019","unstructured":"Dmitry Duplyakin, Robert Ricci, Aleksander Maricq, Gary Wong, Jonathon Duerig, Eric Eide, Leigh Stoller, Mike Hibler, David Johnson, Kirk Webb, Aditya Akella, Kuangching Wang, Glenn Ricart, Larry Landweber, Chip Elliott, Michael Zink, Emmanuel Cecchet, Snigdhaswin Kar, and Prabodh Mishra. 2019. The design and operation of CloudLab. In Proceedings of the USENIX Annual Technical Conference (ATC\u201919). 1\u201314. https:\/\/linproxy.fan.workers.dev:443\/https\/www.flux.utah.edu\/paper\/duplyakin-atc19"},{"key":"e_1_3_3_18_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105341"},{"key":"e_1_3_3_19_2","doi-asserted-by":"publisher","DOI":"10.1007\/s11416-022-00438-x"},{"key":"e_1_3_3_20_2","volume-title":"Proceedings of the 2016 IEEE International Solid-State Circuits Conference (ISSCC\u201916)","author":"Fayneh Eyal","year":"2016","unstructured":"Eyal Fayneh, Marcelo Yuffe, Ernest Knoll, Michael Zelikson, Muhammad Abozaed, Yair Talker, Ziv Shmuely, and Saher Abu Rahme. 2016. 4.1 14nm 6th-generation Core processor SoC with low power consumption and improved performance. In Proceedings of the 2016 IEEE International Solid-State Circuits Conference (ISSCC\u201916). IEEE."},{"key":"e_1_3_3_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/MCC.2016.112"},{"key":"e_1_3_3_22_2","unstructured":"Brad Fitzpatrick. 2023. Memcached: A distributed memory object caching system. Retrieved July 4 2024 from https:\/\/linproxy.fan.workers.dev:443\/https\/memcached.org\/"},{"key":"e_1_3_3_23_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003572"},{"key":"e_1_3_3_24_2","volume-title":"Low Power Methodology Manual: for System-on-Chip Design","author":"Flynn David","year":"2007","unstructured":"David Flynn, Rob Aitken, Alan Gibbons, and Kaijian Shi. 2007. Low Power Methodology Manual: for System-on-Chip Design. Springer Science & Business Media, Berlin, Germany."},{"key":"e_1_3_3_25_2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2021.3096655"},{"key":"e_1_3_3_26_2","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2008.4708718"},{"key":"e_1_3_3_27_2","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4302-6638-9","volume-title":"Energy Efficient Servers: Blueprints for Data Center Optimization","author":"Gough Corey","year":"2015","unstructured":"Corey Gough, Ian Steiner, and Winston Saunders. 2015. CPU power management. In Energy Efficient Servers: Blueprints for Data Center Optimization. Springer, Berlin, Germany."},{"key":"e_1_3_3_28_2","volume-title":"Proceedings of the 2002 IEEE International Symposium on High Performance Computer Architecture (HPCA\u201902)","author":"Grochowski Ed","year":"2002","unstructured":"Ed Grochowski, David Ayers, and Vivek Tiwari. 2002. Microarchitectural simulation and control of di\/dt-induced power supply voltage variation. In Proceedings of the 2002 IEEE International Symposium on High Performance Computer Architecture (HPCA\u201902). IEEE."},{"key":"e_1_3_3_29_2","volume-title":"Proceedings of the 2008 IEEE International Symposium on High Performance Computer Architecture (HPCA\u201908)","author":"Gupta Meeta S.","year":"2008","unstructured":"Meeta S. Gupta, Krishna K. Rangan, Michael D. Smith, Gu-Yeon Wei, and David Brooks. 2008. DeCoR: A delayed commit and rollback mechanism for handling inductive noise in processors. In Proceedings of the 2008 IEEE International Symposium on High Performance Computer Architecture (HPCA\u201908). IEEE."},{"key":"e_1_3_3_30_2","article-title":"P6 Microcode Can Be Patched","author":"Gwennap Linley","year":"1997","unstructured":"Linley Gwennap. 1997. P6 Microcode Can Be Patched. Microprocessor Report. Microdesign Resources.","journal-title":"Microprocessor Report."},{"key":"e_1_3_3_31_2","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669165"},{"key":"e_1_3_3_32_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00088"},{"key":"e_1_3_3_33_2","doi-asserted-by":"crossref","unstructured":"Jawad Haj-Yahya Avi Mendelson Yosi Ben Asher and Anupam Chattopadhyay. 2018. Power management of modern processors. In Energy Efficient High Performance Processors. Computer Architecture and Design Methodologies. Springer 1\u201355.","DOI":"10.1007\/978-981-10-8554-3_1"},{"key":"e_1_3_3_34_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00081"},{"key":"e_1_3_3_35_2","volume-title":"Proceedings of the 20th International Symposium on Quality Electronic Design (ISQED\u201919)","author":"Haj-Yahya Jawad","year":"2019","unstructured":"Jawad Haj-Yahya, Efraim Rotem, Avi Mendelson, and Anupam Chattopadhyay. 2019. A comprehensive evaluation of power delivery schemes for modern microprocessors. In Proceedings of the 20th International Symposium on Quality Electronic Design (ISQED\u201919). IEEE."},{"key":"e_1_3_3_36_2","volume-title":"Proceedings of the 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA\u201920)","author":"Haj-Yahya Jawad","year":"2020","unstructured":"Jawad Haj-Yahya, Yanos Sazeides, Mohammed Alser, Efraim Rotem, and Onur Mutlu. 2020. Techniques for reducing the connected-standby energy consumption of mobile devices. In Proceedings of the 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA\u201920). IEEE, Washington, DC, USA."},{"key":"e_1_3_3_37_2","doi-asserted-by":"publisher","DOI":"10.1145\/3018112"},{"key":"e_1_3_3_38_2","first-page":"107","volume-title":"Proceedings of the Symposium on High Performance Computing","author":"Haj-Yihia Jawad","year":"2015","unstructured":"Jawad Haj-Yihia, Ahmad Yasin, and Yosi Ben-Asher. 2015. DOEE: Dynamic optimization framework for better energy efficiency. In Proceedings of the Symposium on High Performance Computing(HPC\u201915). 107\u2013114."},{"key":"e_1_3_3_39_2","unstructured":"Brett Howse and Ryan Smith. 2015. Tick Tock on the Rocks: Intel Delays 10nm Adds 3rd Gen 14nm Core Product \u201cKaby Lake.\u201d Retrieved July 4 2024 from https:\/\/linproxy.fan.workers.dev:443\/https\/www.anandtech.com\/show\/9447\/intel-10nm-and-kaby-lake"},{"key":"e_1_3_3_40_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2530094"},{"key":"e_1_3_3_41_2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2258815"},{"key":"e_1_3_3_42_2","unstructured":"Intel. 2019. Intel 64 and IA-32 Architectures Software Developer\u2019s Manual Volume 3A 3B and 3C. Retrieved July 4 2024 from https:\/\/linproxy.fan.workers.dev:443\/https\/intel.ly\/3gVj2Fy"},{"key":"e_1_3_3_43_2","unstructured":"Intel. 2020. 6th Generation Intel\u00ae Processor for U\/Y-Platforms Datasheet. Retrieved July 4 2024 from https:\/\/linproxy.fan.workers.dev:443\/https\/intel.ly\/37rtnU7"},{"key":"e_1_3_3_44_2","unstructured":"Intel. 2021. Intel Xeon Silver 4114 Processor. Retrieved July 4 2024 from https:\/\/linproxy.fan.workers.dev:443\/https\/intel.ly\/3x7rx7N"},{"key":"e_1_3_3_45_2","volume-title":"Intel\u00ae Xeon\u00ae Processor E7-8800\/4800\/2800 v2 Product Family","year":"2021","unstructured":"Intel. 2021. Intel\u00ae Xeon\u00ae Processor E7-8800\/4800\/2800 v2 Product Family. Datasheet\u2013Vol. 1. Intel. https:\/\/linproxy.fan.workers.dev:443\/https\/intel.ly\/2ZGA9FJ"},{"key":"e_1_3_3_46_2","unstructured":"Intel Corporation. n.d. Intel Idle Driver for Linux. Retrieved July 4 2024 from https:\/\/linproxy.fan.workers.dev:443\/https\/bit.ly\/3GKRJbK"},{"key":"e_1_3_3_47_2","unstructured":"Sanjeev Jahagirdar Vargbese George John B. Conrad Robert Milstrey Stephen A. Fischer Alon Naveh and Shai Rotem. 2012. Method and apparatus for a zero voltage processor sleep state. US Patent App. 13\/220 413."},{"key":"e_1_3_3_48_2","volume-title":"Proceedings of the 2012 IEEE Hot Chips 24 Symposium (HCS\u201912)","author":"Jahagirdar Sanjeev","year":"2012","unstructured":"Sanjeev Jahagirdar, Varghese George, Inder Sodhi, and Ryan Wells. 2012. Power management of the third generation Intel Core micro architecture formerly codenamed Ivy Bridge. In Proceedings of the 2012 IEEE Hot Chips 24 Symposium (HCS\u201912). IEEE."},{"key":"e_1_3_3_49_2","volume-title":"Proceedings of the 2012 Design, Automation, and Test in Europe Conference and Exhibition (DATE\u201912)","author":"Jeong Kwangok","year":"2012","unstructured":"Kwangok Jeong, Andrew B. Kahng, Seokhyeong Kang, Tajana S. Rosing, and Richard Strong. 2012. MAPG: Memory access power gating. In Proceedings of the 2012 Design, Automation, and Test in Europe Conference and Exhibition (DATE\u201912). IEEE."},{"key":"e_1_3_3_50_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.34"},{"key":"e_1_3_3_51_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.apenergy.2020.114806"},{"key":"e_1_3_3_52_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2011.37"},{"key":"e_1_3_3_53_2","volume-title":"Proceedings of the 2010 IEEE International Solid-State Circuits Conference (ISSCC\u201910)","author":"Jotwani Ravi","year":"2010","unstructured":"Ravi Jotwani, Sriram Sundaram, Stephen Kosonocky, Alex Schaefer, Victor Andrade, Greg Constant, Amy Novak, and Samuel Naffziger. 2010. An x86-64 core implemented in 32nm SOI CMOS. In Proceedings of the 2010 IEEE International Solid-State Circuits Conference (ISSCC\u201910). IEEE."},{"key":"e_1_3_3_54_2","volume-title":"Proceedings of the 2012 International Symposium on Low Power Electronics and Design (ISLPED\u201912)","author":"Kahng Andrew B.","year":"2012","unstructured":"Andrew B. Kahng, Seokhyeong Kang, Tajana Rosing, and Richard Strong. 2012. TAP: Token-based adaptive power gating. In Proceedings of the 2012 International Symposium on Low Power Electronics and Design (ISLPED\u201912). ACM, New York, NY, USA."},{"key":"e_1_3_3_55_2","volume-title":"Proceedings of the 2015 48th IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201915)","author":"Kasture Harshad","year":"2015","unstructured":"Harshad Kasture, Davide B. Bartolini, Nathan Beckmann, and Daniel Sanchez. 2015. Rubik: Fast analytical power management for latency-critical systems. In Proceedings of the 2015 48th IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201915). IEEE."},{"key":"e_1_3_3_56_2","unstructured":"Keysight. 2019. Diagram for Skylake-SP Core. Retrieved July 4 2024 from https:\/\/linproxy.fan.workers.dev:443\/https\/intel.ly\/3Ctjwfr"},{"key":"e_1_3_3_57_2","unstructured":"Keysight. n.d. BIOS Performance and Power Tuning Guidelines for Dell PowerEdge 12th Generation Servers. Retrieved November 30 2021 from https:\/\/linproxy.fan.workers.dev:443\/https\/bit.ly\/3llqoFh"},{"key":"e_1_3_3_58_2","doi-asserted-by":"publisher","DOI":"10.5555\/3241189.3241280"},{"key":"e_1_3_3_59_2","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774601"},{"key":"e_1_3_3_60_2","article-title":"MOSFET power losses and how they affect power-supply efficiency","author":"Lakkas George","year":"2016","unstructured":"George Lakkas. 2016. MOSFET power losses and how they affect power-supply efficiency. Analog Applications Journal 1Q 2016 (2016), 22\u201326.","journal-title":"Analog Applications Journal"},{"key":"e_1_3_3_61_2","unstructured":"Lenovo. n.d. Tuning UEFI Settings for Performance and Energy Efficiency on Intel Xeon Scalable Processor-Based ThinkSystem Servers. Retrieved November 30 2021 from https:\/\/linproxy.fan.workers.dev:443\/https\/lenovopress.com\/lp1477.pdf"},{"key":"e_1_3_3_62_2","unstructured":"Jacob Leverich. 2014. Mutilate: High-Performance Memcached Load Generator. Retrieved July 4 2024 from https:\/\/linproxy.fan.workers.dev:443\/https\/github.com\/leverich\/mutilate"},{"key":"e_1_3_3_63_2","unstructured":"James Lewis and Martin Fowler. 2023. Microservices. Retrieved July 4 2024 from https:\/\/linproxy.fan.workers.dev:443\/https\/martinfowler.com\/articles\/microservices.html"},{"key":"e_1_3_3_64_2","doi-asserted-by":"crossref","unstructured":"Yanpei Liu Stark C. Draper and Nam Sung Kim. 2014. SleepScale: Runtime joint speed scaling and sleep states management for power efficient data centers. ACM SIGARCH Computer Architecture News 42 3 (2014) 313\u2013324.","DOI":"10.1145\/2678373.2665719"},{"key":"e_1_3_3_65_2","volume-title":"Proceedings of the 2014 ACM\/IEEE 41st International Symposium on Computer Architecture (ISCA\u201914)","author":"Lo David","year":"2014","unstructured":"David Lo, Liqun Cheng, Rama Govindaraju, Luiz Andr\u00e9 Barroso, and Christos Kozyrakis. 2014. Towards energy proportionality for large-scale latency-critical workloads. In Proceedings of the 2014 ACM\/IEEE 41st International Symposium on Computer Architecture (ISCA\u201914). IEEE."},{"key":"e_1_3_3_66_2","doi-asserted-by":"publisher","DOI":"10.1145\/3472883.3487003"},{"key":"e_1_3_3_67_2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2512387"},{"key":"e_1_3_3_68_2","volume-title":"Proceedings of the 2004 IEEE International Symposium on Circuits and Systems (ISCAS\u201904)","author":"Mahmoodi-Meimand Hamid","year":"2004","unstructured":"Hamid Mahmoodi-Meimand and Kaushik Roy. 2004. Data-retention flip-flops for power-down applications. In Proceedings of the 2004 IEEE International Symposium on Circuits and Systems (ISCAS\u201904). IEEE."},{"key":"e_1_3_3_69_2","unstructured":"Julius Mandelblat. 2015. Technology Insight: Intel\u2019s Next Generation Microarchitecture Code Name Skylake. Retrieved July 4 2024 from https:\/\/linproxy.fan.workers.dev:443\/https\/en.wikichip.org\/w\/images\/8\/8f\/Technolog_Insight_Intel%E2%80%99s_Next_Generation_Microarchitecture_Code_Name_Skylake.pdf"},{"key":"e_1_3_3_70_2","volume-title":"Proceedings of the 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA\u201919)","author":"Mirhosseini Amirhossein","year":"2019","unstructured":"Amirhossein Mirhosseini, Akshitha Sriraman, and Thomas F. Wenisch. 2019. Enhancing server efficiency in the face of killer microseconds. In Proceedings of the 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA\u201919). IEEE."},{"key":"e_1_3_3_71_2","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.22"},{"key":"e_1_3_3_72_2","volume-title":"Proceedings of the Symposium on VLSI Circuits","author":"Nalamalpu Ankireddy","year":"2015","unstructured":"Ankireddy Nalamalpu, Nasser Kurd, Anant Deval, Chris Mozak, Jonathan Douglas, Ashish Khanna, Fabrice Paillet, Gerhard Schrom, and Boyd Phelps. 2015. Broadwell: A family of IA 14nm processors. In Proceedings of the Symposium on VLSI Circuits. IEEE."},{"key":"e_1_3_3_73_2","first-page":"24","article-title":"On micro-services architecture","volume":"2","author":"Namiot Dmitry","year":"2014","unstructured":"Dmitry Namiot and Manfred Sneps-Sneppe. 2014. On micro-services architecture. International Journal of Open Information Technologies 2 (2014), 24\u201327.","journal-title":"International Journal of Open Information Technologies"},{"key":"e_1_3_3_74_2","volume-title":"Proceedings of the Workshop on Energy-Efficient Design (WEED\u201909)","author":"Pelley Steven","year":"2009","unstructured":"Steven Pelley, David Meisner, Thomas F. Wenisch, and James W. VanGilder. 2009. Understanding and abstracting total data center power. In Proceedings of the Workshop on Energy-Efficient Design (WEED\u201909)."},{"key":"e_1_3_3_75_2","volume-title":"Proceedings of the 24th Asia and South Pacific Design Automation Conference (ASP-DAC\u201919)","author":"Peterson Dustin","year":"2019","unstructured":"Dustin Peterson and Oliver Bringmann. 2019. Fully-automated synthesis of power management controllers from UPF. In Proceedings of the 24th Asia and South Pacific Design Automation Conference (ASP-DAC\u201919). ACM, New York, NY, USA."},{"key":"e_1_3_3_76_2","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea11030035"},{"key":"e_1_3_3_77_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2021.3065690"},{"key":"e_1_3_3_78_2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.51"},{"key":"e_1_3_3_79_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169031"},{"key":"e_1_3_3_80_2","volume-title":"Proceedings of the 2012 International Symposium on Low Power Electronics and Design (ISLPED\u201912)","author":"Rogers Aaron","year":"2012","unstructured":"Aaron Rogers, David Kaplan, Eric Quinnell, and Bill Kwan. 2012. The core-C6 (CC6) sleep state of the AMD Bobcat x86 microprocessor. In Proceedings of the 2012 International Symposium on Low Power Electronics and Design (ISLPED\u201912). ACM, New York, NY, USA."},{"key":"e_1_3_3_81_2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.12"},{"key":"e_1_3_3_82_2","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2011.7477510"},{"key":"e_1_3_3_83_2","volume-title":"Proceedings of the 2014 IEEE International Solid-State Circuits Conference (ISSCC\u201914)","author":"Rusu Stefan","year":"2014","unstructured":"Stefan Rusu, Harry Muljono, David Ayers, Simon Tam, Wei Chen, Aaron Martin, Shenggao Li, Sujal Vora, Raj Varada, and Eddie Wang. 2014. 5.4 Ivytown: A 22nm 15-core enterprise Xeon\u00ae processor family. In Proceedings of the 2014 IEEE International Solid-State Circuits Conference (ISSCC\u201914). IEEE."},{"key":"e_1_3_3_84_2","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527390"},{"key":"e_1_3_3_85_2","doi-asserted-by":"crossref","first-page":"399","DOI":"10.1109\/HPCS48598.2019.9188239","volume-title":"Proceedings of the 2019 International Conference on High Performance Computing and Simulation (HPCS\u201919)","author":"Sch\u00f6ne Robert","year":"2019","unstructured":"Robert Sch\u00f6ne, Thomas Ilsche, Mario Bielert, Andreas Gocht, and Daniel Hackenberg. 2019. Energy efficiency features of the Intel Skylake-SP processor and their impact on performance. In Proceedings of the 2019 International Conference on High Performance Computing and Simulation (HPCS\u201919). IEEE, 399\u2013406."},{"key":"e_1_3_3_86_2","doi-asserted-by":"publisher","DOI":"10.1007\/s00450-014-0270-z"},{"key":"e_1_3_3_87_2","doi-asserted-by":"publisher","DOI":"10.1145\/3343737.3343740"},{"key":"e_1_3_3_88_2","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2018.8573515"},{"key":"e_1_3_3_89_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310170"},{"key":"e_1_3_3_90_2","doi-asserted-by":"publisher","DOI":"10.1007\/s12053-018-9753-2"},{"key":"e_1_3_3_91_2","unstructured":"WikiChip. 2021. Mesh Interconnect Architecture\u2014Intel. Retrieved November 30 2021 from https:\/\/linproxy.fan.workers.dev:443\/https\/en.wikichip.org\/wiki\/intel\/mesh_interconnect_architecture"},{"key":"e_1_3_3_92_2","unstructured":"WikiChip. 2021. Skylake (Server)\u2013Microarchitectures\u2013Intel. Retrieved July 4 2024 from https:\/\/linproxy.fan.workers.dev:443\/https\/bit.ly\/2MHEWkj"},{"key":"e_1_3_3_93_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00063"},{"key":"e_1_3_3_94_2","first-page":"191","volume-title":"Proceedings of the 14th USENIX Symposium on Operating Systems Design and Implementation (OSDI\u201920)","author":"Yang Juncheng","year":"2020","unstructured":"Juncheng Yang, Yao Yue, and K. V. Rashmi. 2020. A large scale analysis of hundreds of in-memory cache clusters at Twitter. In Proceedings of the 14th USENIX Symposium on Operating Systems Design and Implementation (OSDI\u201920). 191\u2013208."},{"key":"e_1_3_3_95_2","first-page":"35","volume-title":"Proceedings of the 2014 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS\u201994)","author":"Yasin Ahmad","year":"2014","unstructured":"Ahmad Yasin. 2014. A top-down method for performance analysis and counters architecture. In Proceedings of the 2014 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS\u201994). IEEE, 35\u201344."},{"issue":"4","key":"e_1_3_3_96_2","article-title":"A metric-guided method for discovering impactful features and architectural insights for Skylake-based processors","volume":"16","author":"Yasin Ahmad","year":"2019","unstructured":"Ahmad Yasin, Jawad Haj-Yahya, Yosi Ben-Asher, and Avi Mendelson. 2019. A metric-guided method for discovering impactful features and architectural insights for Skylake-based processors. ACM Transactions on Architecture and Code Optimization 16, 4 (2019), Article 46, 25 pages.","journal-title":"ACM Transactions on Architecture and Code Optimization"},{"key":"e_1_3_3_97_2","unstructured":"Ahmad Yasin Nir Rosenzweig Eliezer Weissmann and Efraim Rotem. 2017. Performance scalability prediction. US Patent 9 829 957."},{"key":"e_1_3_3_98_2","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2016.2537802"},{"key":"e_1_3_3_99_2","volume-title":"Proceedings of the 2020 International Symposium on Low Power Electronics and Design (ISLPED\u201920)","author":"Zhou Liang","year":"2020","unstructured":"Liang Zhou, Laxmi N. Bhuyan, and K. K. Ramakrishnan. 2020. Swan: A two-step power management for distributed search engines. In Proceedings of the 2020 International Symposium on Low Power Electronics and Design (ISLPED\u201920). ACM, New York, NY, USA."},{"issue":"10","key":"e_1_3_3_100_2","first-page":"121","article-title":"Reprogrammable redundancy for SRAM-based cache Vmin reduction in a 28-nm RISC-V processor","volume":"52","author":"Zimmer Brian","year":"2017","unstructured":"Brian Zimmer, Pi-Feng Chiu, Borivoje Nikoli\u0107, and Krste Asanovi\u0107. 2017. Reprogrammable redundancy for SRAM-based cache Vmin reduction in a 28-nm RISC-V processor. IEEE Journal of Solid-State Circuits 52, 10 (2017), 121\u2013124.","journal-title":"IEEE Journal of Solid-State Circuits"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/linproxy.fan.workers.dev:443\/https\/dl.acm.org\/doi\/10.1145\/3674734","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/linproxy.fan.workers.dev:443\/https\/dl.acm.org\/doi\/pdf\/10.1145\/3674734","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T00:57:50Z","timestamp":1750294670000},"score":1,"resource":{"primary":{"URL":"https:\/\/linproxy.fan.workers.dev:443\/https\/dl.acm.org\/doi\/10.1145\/3674734"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11,19]]},"references-count":99,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2024,12,31]]}},"alternative-id":["10.1145\/3674734"],"URL":"https:\/\/linproxy.fan.workers.dev:443\/https\/doi.org\/10.1145\/3674734","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"value":"1544-3566","type":"print"},{"value":"1544-3973","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,11,19]]},"assertion":[{"value":"2023-10-20","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-05-17","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-11-19","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}