{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,5]],"date-time":"2025-03-05T05:46:02Z","timestamp":1741153562292,"version":"3.38.0"},"reference-count":36,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"4","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2011]]},"DOI":"10.1587\/transinf.e94.d.809","type":"journal-article","created":{"date-parts":[[2011,4,1]],"date-time":"2011-04-01T09:14:45Z","timestamp":1301649285000},"page":"809-821","source":"Crossref","is-referenced-by-count":4,"title":["A New Multiple-Round Dimension-Order Routing for Networks-on-Chip"],"prefix":"10.1587","volume":"E94-D","author":[{"given":"Binzhang","family":"FU","sequence":"first","affiliation":[{"name":"Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy of Sciences"},{"name":"Graduate University of Chinese Academy of Sciences"}]},{"given":"Yinhe","family":"HAN","sequence":"additional","affiliation":[{"name":"Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy of Sciences"},{"name":"Graduate University of Chinese Academy of Sciences"}]},{"given":"Huawei","family":"LI","sequence":"additional","affiliation":[{"name":"Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy of Sciences"},{"name":"Graduate University of Chinese Academy of Sciences"}]},{"given":"Xiaowei","family":"LI","sequence":"additional","affiliation":[{"name":"Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy of Sciences"},{"name":"Graduate University of Chinese Academy of Sciences"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] W. Dally and B. Towles, Principles and Practices of Interconnection Networks, Morgan Kaufmann Publishers, 2004."},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] S. Furber, “Living with failure: Lessons from nature?,” IEEE European Test Symposium, pp.4-8, 2006.","DOI":"10.1109\/ETS.2006.28"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676939"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/71.250114"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] C. Glass and L. Ni, “The turn model for adaptive routing,” Proc. International Symposium on Computer Architecture, pp.278-287, 1992.","DOI":"10.1145\/146628.140384"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/71.877831"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] L. Peh and W. Dally, “A delay model and speculative architecture for pipelined routers,” Proc. International Symposium on High-Performance Computer Architecture, pp.255-266, 2001.","DOI":"10.1109\/HPCA.2001.903268"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/12.67315"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] A. Chien and J. Kim, “Planar adaptive routing: Low cost adaptive networks for multiprocessors,” Proc. International Symposium on Computer Architecture, pp.268-277, 1992.","DOI":"10.1145\/146628.140383"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] C. Glass and L. Ni, “Fault-tolerant wormhole routing in meshes,” Proc. International Symposium on Fault-Tolerant Computing, pp.240-249, 1993.","DOI":"10.1109\/FTCS.1993.627327"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] R. Boppana and S. Chalasani, “Fault-tolerant routing with non-adaptive wormhole algorithms in mesh networks,” Proc. Supercomputing, pp.693-702, 1994.","DOI":"10.1145\/602770.602885"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/12.589238"},{"key":"13","unstructured":"[13] K. Chen and G. Chiu, “Fault-tolerant routing algorithm for meshes without using virtual channels,” J. Information Science and Engineering, vol.14, pp.765-783, 1998."},{"key":"14","unstructured":"[14] J. Wu, “A distributed formation of orthogonal convex polygons in mesh-connected multicomputer,” Proc. International Parallel and Distributed Processing Symposium, pp.23-28, 2001."},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] C. Chen and G. Chiu, “A fault-tolerant routing scheme for meshes with nonconvex faults,” IEEE Trans. Parallel Distrib. Syst., vol.12, no.5, pp.467-475, 2001.","DOI":"10.1109\/71.926168"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1228511"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.1268400"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] V. Puente, J. Gregorio, F. Vallejo, and R. Beivide, “Immunet: A cheap and robust fault-tolerant packet routing mechanism,” Proc. International Symposium on Computer Architecture, 2004.","DOI":"10.1145\/1028176.1006718"},{"key":"19","unstructured":"[19] D. Xiang, J. Sun, J. Wu, and K. Thulasiraman, “Fault-tolerant routing in meshes\/tori using planarly constructed fault blocks,” Proc. International Conference on Parallel Processing, pp.577-584, 2005."},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.46"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] A. Mejia, J. Flich, J. Duato, S. Reinemo, and T. Skeie, “Segment-based routing: An efficient fault-tolerant routing algorithm for meshes and tori,” Proc. International Symposium on Parallel and Distributed Processing, 2006.","DOI":"10.1109\/IPDPS.2006.1639341"},{"key":"22","unstructured":"[22] R. Holsmark and S. Kumar, “Corrections to Chen and Chiu's fault tolerant routing algorithm for mesh networks,” J. Information Science and Engineering, vol.23, no.6, pp.1649-1662, 2007."},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] Z. Zhang, A. Greiner, and S. Taktak, “A reconfigurable routing algorithm for a fault-tolerant 2D-mesh network-on-chip,” Proc. Design Automation Conference, pp.441-446, 2008.","DOI":"10.1145\/1391469.1391584"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] D. Fick, A. DeOrio, G. Chen, V. Bertacco, D. Sylvester, and D. Blaauw, “A highly resilient routing algorithm for fault-tolerant NoCs,” Proc. International Conference on Design, Automation and Test in Europe, pp.21-26, 2009.","DOI":"10.1109\/DATE.2009.5090627"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] D. Fick, A. DeOrio, J. Hu, V. Bertacco, D. Blaauw, and D. Sylvester, “Vicis: A reliable network for unreliable silicon,” Proc. Design Automation Conference, pp.812-817, 2009.","DOI":"10.1145\/1629911.1630119"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] B. Fu, Y. Han, H. Li, and X. Li, “A new multiple-round DOR routing for 2D network-on-chip meshes,” Proc. IEEE Pacific Rim International Symposium on Dependable Computing, pp.276-281, 2009.","DOI":"10.1109\/PRDC.2009.50"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] Y. Fukushima, M. Fukushi, and S. Horiguchi, “Fault-tolerant routing algorithm for network on chip without virtual channels,” Proc. International Symposium on Defect and Fault Tolerance in VLSI Systems, pp.313-321, 2009.","DOI":"10.1109\/DFT.2009.41"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] J. Flich, S. Rodrigo, and J. Duato, “An efficient implementation of distributed routing algorithms for NoCs,” Proc. International Symposium on Networks-on-Chip, pp.87-96, 2008.","DOI":"10.1109\/NOCS.2008.4492728"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] S. Rodrigo, J. Flich, A. Roca, S. Medardoni, D. Bertozzi, J. Camacho, F. Silla, and J. Duato, “Addressing manufacturing challenges with cost-efficient fault tolerant routing. Networks-on-chip,” Proc. International Symposium on Networks-on-Chips, pp.25-32, 2010.","DOI":"10.1109\/NOCS.2010.12"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] P. Gratz, B. Grot, and S. Keckler, “Regional congestion awareness for load balance in networks-on-chip,” Proc. IEEE 14th International Symposium on High Performance Computer Architecture, pp.203-214, 2008.","DOI":"10.1109\/HPCA.2008.4658640"},{"key":"31","unstructured":"[31] BookSim Simulator. https:\/\/linproxy.fan.workers.dev:443\/http\/nocs.stanford.edu\/cgi-bin\/trac.cgi\/wiki\/Resources\/BookSim."},{"key":"32","doi-asserted-by":"crossref","unstructured":"[32] X. Li and P. Cheung, “A loop-based apparatus for at-speed self-testing,” J. Computer Science and Technology, vol.16, no.3, pp.278-285, May 2001.","DOI":"10.1007\/BF02943206"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893652"},{"key":"34","doi-asserted-by":"crossref","unstructured":"[34] J. Flich, A. Mejia, P. Lopez, and J. Duato, “Region-based routing: An efficient routing mechanism to tackle unreliable hardware in network on chips,” Proc. International Symposium on Networks-on-Chip, pp.183-194, 2007.","DOI":"10.1109\/NOCS.2007.39"},{"key":"35","doi-asserted-by":"crossref","unstructured":"[35] L. Zhang, Y. Han, Q. Xu, and X. Li, “Defect tolerance in homogeneous manycore processors using core-level redundancy with unified topology,” IEEE\/ACM Design, Automation and Test in Europe, pp.891-896, 2008.","DOI":"10.1145\/1403375.1403591"},{"key":"36","doi-asserted-by":"crossref","unstructured":"[36] L. Zhang, Y. Han, and H. Li, “A fault tolerance mechanism in chip many-core processors,” J. Tsinghua Science and Technology, vol.12, no.s1, pp.169-174, 2007.","DOI":"10.1016\/S1007-0214(07)70104-9"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/linproxy.fan.workers.dev:443\/http\/www.jstage.jst.go.jp\/article\/transinf\/E94.D\/4\/E94.D_4_809\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,4]],"date-time":"2025-03-04T19:42:29Z","timestamp":1741117349000},"score":1,"resource":{"primary":{"URL":"https:\/\/linproxy.fan.workers.dev:443\/http\/www.jstage.jst.go.jp\/article\/transinf\/E94.D\/4\/E94.D_4_809\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"references-count":36,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2011]]}},"URL":"https:\/\/linproxy.fan.workers.dev:443\/https\/doi.org\/10.1587\/transinf.e94.d.809","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"type":"print","value":"0916-8532"},{"type":"electronic","value":"1745-1361"}],"subject":[],"published":{"date-parts":[[2011]]}}}