Hyunsik Kim

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Woo-Jin Jang

> Home > Persons > Hyunsik Kim

Publications

2024
[c54]
- view
  authority control:
- export record
  dblp key:
  - conf/isscc/LeeJBCK24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/LeeJBCK24
Yong-Jin Lee, Woojin Jang, Hong-Hyun Bae, Jeong-Hyun Cho, Hyun-Sik Kim:
14.10 34.7A/mm² Scalable Distributed All-Digital 6×6 Dot-LDOs Featuring Freely Linkable Current-Sharing Network: A Fine-Grained On-Chip Power Delivery Solution in 28nm CMOS. ISSCC 2024: 272-274
[c51]
- view
  authority control:
- export record
  dblp key:
  - conf/isscc/HanCJPLK24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/HanCJPLK24
Hyunki Han, Jeong-Hyun Cho, Woojin Jang, Yousung Park, Jiho Lee, Hyun-Sik Kim:
28.5 A 94.1%-Efficiency Parallel-SC Hybrid Buck Converter Designed Using VCR-Aware Topology Optimizer for a 4.2A/mm² Current-Density FoM. ISSCC 2024: 464-466
2022
[c45]
- view
  authority control:
- export record
  dblp key:
  - conf/esscirc/JangKLK22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/JangKLK22
Woojin Jang, Gyeong-Gu Kang, Yong Lim, Hyun-Sik Kim:
A Pipeline ADC with Negative C-assisted SC Amplifier Canceling Gain Error and Nonlinearity. ESSCIRC 2022: 317-320
2021
[c33]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsic/KangKJLLKJK21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/KangKJLLKJK21
Gyeong-Gu Kang, Seok-Tae Koh, Woojin Jang, Jiho Lee, Seongjoo Lee, Ohjo Kwon, Keumdong Jung, Hyun-Sik Kim:
A 12-Bit Mobile OLED/μLED Display Driver IC with Cascaded Loading-Free Capacitive Interpolation DAC and 6.24V/μs-Slew-Rate Buffer Amplifier. VLSI Circuits 2021: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.