C. H. Sung M. J. Huang Y. J. Li Y. T. Yang Y. R. Liu P. H. Shih J. C. Guo Steve S. Chung Resistive-Gate RAM: An 1TnR Architecture Feasible for Scaling Beyond 16nm CMOS Generation. 1-6 2025 IRPS https://doi.org/10.1109/IRPS48204.2025.10982918 conf/irps/2025 db/conf/irps/irps2025.html#SungHLYLSGC25