Bridging HW and SW verification with VUnit co-simulation.pdf
Folders and files Name Name Last commit message
Last commit date
parent directory May 27, 2021
May 10, 2021
May 31, 2021
Jun 1, 2021
Apr 29, 2021
May 10, 2021
May 10, 2021
May 6, 2024
May 10, 2021
View all files
Modelling closed-loop control systems with VHDL
Sharing data between VHDL and a foreign engine
TEXT/CSV.
Ad-hoc read/write procedures.
Might need to convert integer to/from fixed-point.
BIN.
Waveform.
Post-morten (or streaming).
Limited type representations.
JSON-for-VHDL.
Cosimulation.
In subdir control
, execute python run.py -v
.
tb_soft_singleproc
tb_soft_singleproc_bin
tb_soft_singleproc_binvec
(does not work)
tb_soft_twoproc
In Matlab, go to subdir control/m
.
Execute plant.m
.
Execute step_p.m
.
fsys_p
: proportional, continuous plant.
fsys_d
: proportional, discrete plant.
man_ss
: hardcoded controller, discrete plant.
man_diffe
: hardcoded controller, hardcoded plant.
hdl
: generated by tb_soft_singleproc_bin
.
In subdir control
, execute python3 run.py -v -g lib.tb_soft_twoproc_bin.all
.
AXI-Lite
Structural
Fixed-point
You can’t perform that action at this time.